Memory Clock; Dram Configuration - Gigabyte GA-M52LT-D3 User Manual

Am3 socket motherboard for amd phenom ii processor/amd athlon ii processor
Table of Contents

Advertisement

Memory Clock

This option is configurable only when Set Memory Clock is set to Manual.
X4.00
X5.33
X6.66
X8.00

DRAM Configuration

DCTs Mode
(Note)
DDR3 Timing Items
x CAS# latency
x RAS to CAS R/W Delay
x Row Precharge Time
x Minimum RAS Active Time
x 1T/2T Command Timing
x TwTr Command Delay
x Trfc0 for DIMM1
x Trfc2 for DIMM2
x Trfc1 for DIMM3
x Trfc3 for DIMM4
x Write Recovery Time
x Precharge Time
x Row Cycle Time
x RAS to RAS Delay
CKE Power Down Mode
CKE Power Down Control
higf : Move
Enter: Select
F5: Previous Values
DCTs Mode
(Note)
Allows you to set memory control mode.
Ganged
Unganged
DDR3 Timing Items
Manual allows all DDR3 Timing items below to be configurable.
Options are: Auto (default), Manual.
CAS# latency
Options are: Auto (default), 4T~12T.
RAS to CAS R/W Delay
Options are: Auto (default), 5T~12T.
Row Precharge Time
Options are: Auto (default), 5T~12T.
Minimum RAS Active Time
Options are: Auto (default), 15T~30T.
1T/2T Command Timing
Options are: Auto (default), 1T, 2T.
(Note)
This item appears only if you install a CPU that supports this feature.
BIOS Setup
Sets Memory Clock to X4.00.
Sets Memory Clock to X5.33.
Sets Memory Clock to X6.66.
Sets Memory Clock to X8.00.
CMOS Setup Utility-Copyright (C) 1984-2010 Award Software
DRAM Configuration
[Unganged]
[Auto]
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
[Disabled]
[per Channel]
+/-/PU/PD: Value
F6: Fail-Safe Defaults
Sets memory control mode to single dual-channel.
Sets memory control mode to two single-channel. (Default)
SPD
Auto
9T
9T
9T
9T
9T
9T
24T
24T
--
--
5T
5T
110ns
110ns
--
--
--
--
--
--
10T
10T
5T
5T
33T
33T
4T
4T
F10: Save
- 34 -
Item Help
Menu Level 
ESC: Exit
F1: General Help
F7: Optimized Defaults

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ga-m52l-s3pGa-m52lt-s3p

Table of Contents