Table of Contents
Advertisement
Quick Links
This user's guide describes the characteristics, operation and use of the DAC8555
Evaluation Module (EVM). It covers all matters related to proper use and configuration
of this EVM along with the devices that it supports. The physical printed circuit board
(PCB) layout, schematic diagram and circuit descriptions are also included. For a more
detailed description of the DAC8555, see the product data sheet available from the
Texas Instruments web site at
listed in the section of this guide entitled Related Documentation from Texas
Instruments. Throughout this document, the acronym EVM and the phrases evaluation
module and demonstration board are synonymous with the DAC8555EVM.
TMS320C5000, TMS320C6000 are trademarks of Texas Instruments.
LabVIEW is a trademark of National Instruments.
SLAU204 – December 2006
Submit Documentation Feedback
DAC8555EVM User's Guide
http://www.ti.com.
Additional support documents are
User's Guide
SLAU204 – December 2006
DAC8555EVM User's Guide
1
Advertisement
Table of Contents
Related Manuals for Texas Instruments DAC8555EVM
Summary of Contents for Texas Instruments DAC8555EVM
- Page 1 Related Documentation from Texas Instruments. Throughout this document, the acronym EVM and the phrases evaluation module and demonstration board are synonymous with the DAC8555EVM. TMS320C5000, TMS320C6000 are trademarks of Texas Instruments. LabVIEW is a trademark of National Instruments.
-
Page 2: Table Of Contents
Schematic List of Figures ............DAC8555EVM Functional Block Diagram ........... DAC8555EVM PCB—Top Silkscreen Image ..........DAC8555EVM PCB—Layer 1 (Top Signal Layer) ..........DAC8555EVM PCB—Layer 2 (Ground Plane) ..........DAC8555EVM PCB—Layer 3 (Power Plane) ......... DAC8555EVM PCB—Layer 4 (Bottom Signal Layer) .......... -
Page 3: Overview
Overview Overview This section gives a general overview of the DAC8555EVM and describes some of the factors that must be considered when using this demonstration board. Features The DAC8555EVM is a simple evaluation module designed for a quick and easy way to evaluate the functionality and performance of the high-resolution, quad-channel, serial input DAC8555 digital-to-analog converter (DAC). - Page 4 +5V can permanently damage the DAC8555 being tested (U1). EVM Basic Functions The DAC8555EVM is designed to provide a demonstration platform for testing certain operational characteristics of the DAC8555 digital-to-analog converter. Functional evaluation of the DAC8555 can be accomplished with the use of any microprocessor, TI DSP or some sort of waveform generator.
-
Page 5: Dac8555Evm Functional Block Diagram
JMP12 DAC Module SCLK JMP13 (J4B) 8 CH 4 CH Output SYNC JMP14 Buffer RSTSEL Module DAC Out JMP5 JMP4 JMP3 JMP6 JMP9 JMP10 Figure 1. DAC8555EVM Functional Block Diagram SLAU204 – December 2006 DAC8555EVM User's Guide Submit Documentation Feedback... -
Page 6: Pcb Design And Performance
1.3.1 Related Documentation from Texas Instruments The following documents provide information regarding Texas Instrument integrated circuits used in the assembly of the DAC8555EVM. The latest revisions of these documents are available from the TI web site http://www.ti.com. Data Sheet Literature Number... -
Page 7: Dac8555Evm Pcb-Top Silkscreen Image
PCB Design and Performance Figure 2. DAC8555EVM PCB—Top Silkscreen Image Figure 3. DAC8555EVM PCB—Layer 1 (Top Signal Layer) SLAU204 – December 2006 DAC8555EVM User's Guide Submit Documentation Feedback... -
Page 8: Dac8555Evm Pcb-Layer 2 (Ground Plane)
PCB Design and Performance Figure 4. DAC8555EVM PCB—Layer 2 (Ground Plane) Figure 5. DAC8555EVM PCB—Layer 3 (Power Plane) DAC8555EVM User's Guide SLAU204 – December 2006 Submit Documentation Feedback... -
Page 9: Dac8555Evm Pcb-Layer 4 (Bottom Signal Layer)
PCB Design and Performance Figure 6. DAC8555EVM PCB—Layer 4 (Bottom Signal Layer) Figure 7. DAC8555EVM PCB—Bottom Silkscreen Image SLAU204 – December 2006 DAC8555EVM User's Guide Submit Documentation Feedback... -
Page 10: Dac8555Evm-Drill Drawing
485 and 64741. The DUT is then allowed to settle for 1ms before the meter is read. This process is repeated for all codes to generate the measurements for INL and DNL. Results of the DAC8555EVM tests are shown in Figure 9... -
Page 11: Inl And Dnl Characterization Graph Of Dac A
PCB Design and Performance Figure 9. INL and DNL Characterization Graph of DAC A SLAU204 – December 2006 DAC8555EVM User's Guide Submit Documentation Feedback... -
Page 12: Inl And Dnl Characterization Graph Of Dac B
PCB Design and Performance Figure 10. INL and DNL Characterization Graph of DAC B DAC8555EVM User's Guide SLAU204 – December 2006 Submit Documentation Feedback... -
Page 13: Inl And Dnl Characterization Graph Of Dac C
PCB Design and Performance Figure 11. INL and DNL Characterization Graph of DAC C SLAU204 – December 2006 DAC8555EVM User's Guide Submit Documentation Feedback... -
Page 14: Inl And Dnl Characterization Graph Of Dac D
PCB Design and Performance Figure 12. INL and DNL Characterization Graph of DAC D DAC8555EVM User's Guide SLAU204 – December 2006 Submit Documentation Feedback... -
Page 15: Dac8555Evm Parts List
PCB Design and Performance Bill of Materials The parts list, showing the components used in the assembly of the DAC8555EVM, is given in Table Table 1. DAC8555EVM Parts List ITEM BOARD Ref Des PART NUMBER DESCRIPTION R11–R14 Panasonic ERJ-3GEY0R00V... -
Page 16: Evm Operation
DAC channels that can be connected without colliding. Table 3 shows how the DAC output channels are mapped into the output terminal, J4, with respect to the jumper positions of JMP11, JMP12, JMP13, and JMP14. DAC8555EVM User's Guide SLAU204 – December 2006 Submit Documentation Feedback... -
Page 17: Dac Output Channel Mapping
DAC channels when stacking two EVMs together. Output Op Amp The DAC8555EVM includes an optional signal conditioning circuit for the DAC output through an external operational amplifier, U2. The output op amp is set to unity gain configuration by default. Only one DAC output channel can be monitored at any given time. -
Page 18: Unity Gain Output Jumper Settings
Configures op amp U2 for a gain of 2 output without a voltage offset. JMP5 must be Close Close open. JMP6 Inverting input of op amp U2 is disconnected from the gain resistor, R9. JMP5 must be Open Open closed. DAC8555EVM User's Guide SLAU204 – December 2006 Submit Documentation Feedback... -
Page 19: Capacitive Load Drive Output Jumper Settings
RSTSEL pin is set high through pull-up resistor R3. RSTSEL can be driven by GPIO4, J2-14. JMP3 RSTSEL pin is set low. Indicates the corresponding pins that are shorted or closed. SLAU204 – December 2006 DAC8555EVM User's Guide Submit Documentation Feedback... - Page 20 JMP10 Negative supply rail of the op amp U2 is tied to AGND for unipolar operation. Routes V A to J4-2. JMP11 Routes V A to J4-10. DAC8555EVM User's Guide SLAU204 – December 2006 Submit Documentation Feedback...
- Page 21 JMP14 Routes V D to J4-16. Routes J4-1 to U2 noninverting input. JMP15 Routes J4-3 to U2 noninverting input. Routes U2 output to J4-5. JMP16 Routes U2 output to J4-7. SLAU204 – December 2006 DAC8555EVM User's Guide Submit Documentation Feedback...
-
Page 22: Schematic
Schematic Schematic DAC8555EVM User's Guide SLAU204 – December 2006 Submit Documentation Feedback... - Page 23 6730 SOUTH TUCSON BLVD., TUCSON, AZ 85706 USA +5VA VCC = +15V Analog TITLE ENGINEER J. PARGUIAN DAC8555EVM VDD = +2.7V to +5.0V Digital J3A (TOP) = SAM_TSM-105-01-L-DV-P VSS = 0V to -15V Analog DRAWN BY R. BENJAMIN J3B (BOTTOM) = SAM_SSW-105-22-F-D-VS-K DOCUMENT CONTROL NO.
-
Page 24: Fcc Warning
EVALUATION BOARD/KIT IMPORTANT NOTICE Texas Instruments (TI) provides the enclosed product(s) under the following conditions: This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. -
Page 25: Important Notice
TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products...
Need help?
Do you have a question about the DAC8555EVM and is the answer not in the manual?
Questions and answers