Table of Contents
Advertisement
M
X
4
G
V
O
n
l
i
n
e
M
a
n
u
a
l
M
X
4
G
V
O
n
l
i
n
e
M
a
n
u
a
l
Bus Master IDE (DMA mode).................................................................................................................................................. 87
CNR (Communication and Networking Riser) ......................................................................................................................... 88
CODEC (Coding and Decoding) ............................................................................................................................................. 88
DDR (Double Data Rated) SDRAM......................................................................................................................................... 88
DIMM (Dual In Line Memory Module)...................................................................................................................................... 88
DMA (Direct Memory Access) ................................................................................................................................................. 89
ECC (Error Checking and Correction) ..................................................................................................................................... 89
EDO (Extended Data Output) Memory .................................................................................................................................... 89
EEPROM (Electronic Erasable Programmable ROM) ............................................................................................................. 89
EPROM (Erasable Programmable ROM) ................................................................................................................................ 89
EV6 Bus.................................................................................................................................................................................. 90
FCC DoC (Declaration of Conformity) ..................................................................................................................................... 90
FC-PGA (Flip Chip-Pin Grid Array).......................................................................................................................................... 90
Flash ROM ............................................................................................................................................................................. 90
FSB (Front Side Bus) Clock .................................................................................................................................................... 91
2
C Bus ................................................................................................................................................................................... 91
IEEE 1394 .............................................................................................................................................................................. 91
Parity Bit ................................................................................................................................................................................. 92
PBSRAM (Pipelined Burst SRAM) .......................................................................................................................................... 92
6
Advertisement
Table of Contents
