Table of Contents
Advertisement
M
X
3
4
M
X
3
4
F
S
B
(
F
r
o
n
t
S
F
S
B
(
F
r
o
n
t
S
FSB Clock means CPU external bus clock.
CPU internal clock = CPU FSB Clock x CPU Clock Ratio
I
2
C
B
u
s
I
2
C
B
u
s
See SMBus.
P
1
3
9
4
P
1
3
9
4
P1394 (IEEE 1394) is a standard of high-speed serial peripheral bus. Unlike low or medium speed
USB, P1394 supports 50 to 1000Mbit/s and can be used for video camera, disk and LAN.
P
a
r
i
t
y
B
i
t
P
a
r
i
t
y
B
i
t
The parity mode uses 1 parity bit for each byte, normally it is even parity mode, that is, each time
the memory data is updated, parity bit will be adjusted to have even count "1" for each byte. When
next time, if memory is read with odd number of "1", the parity error is occurred and this is called
single bit error detection.
P
B
S
R
A
M
(
P
i
p
P
B
S
R
A
M
(
P
i
p
For Socket 7 CPU, one burst data read requires four QWord (Quad-word, 4x16 = 64 bits). PBSRAM
only needs one address decoding time and automatically sends the remaining QWords to CPU
according to a predefined sequence. Normally, it is 3-1-1-1, total 6 clocks, which is faster than
i
d
e
B
u
s
)
C
l
o
c
k
i
d
e
B
u
s
)
C
l
o
c
k
e
l
i
n
e
d
B
u
r
s
t
S
e
l
i
n
e
d
B
u
r
s
t
S
R
A
M
)
R
A
M
)
85
O
n
l
i
n
e
M
a
n
u
O
n
l
i
n
e
M
a
n
a
l
u
a
l
Advertisement
Table of Contents
