Table of Contents
Advertisement
M
X
4
G
M
X
4
G
S
D
R
A
M
(
S
y
n
c
h
r
o
n
S
D
R
A
M
(
S
y
n
c
h
r
o
n
SDRAM is one of the DRAM technologies that allow DRAM to use the same clock as the CPU host bus
asynchronous and do not have clock signal). It is similar as
168-pin
DIMM
and operates at 3.3V. AOpen is the first company to support dual-SDRAM DIMMs onboard (AP5V), from Q1 1996
2
2
S
h
a
d
o
w
E
P
R
O
M
S
h
a
d
o
w
E
P
R
O
M
A memory space in Flash-ROM to simulate E
battery-less design
S
I
M
M
(
S
i
n
g
l
e
I
n
L
i
S
I
M
M
(
S
i
n
g
l
e
I
n
L
SIMM socket is only 72-pin, and is only single side. The golden finger signals on each side of PCB are identical. That is why it
was called Single In Line. SIMM is made by FPM or
current motherboard design.
S
M
B
u
s
(
S
y
s
t
e
m
M
S
M
B
u
s
(
S
y
s
t
e
m
M
SMBus is also called I2C bus. It is a two-wire bus developed for component communication (especially for semiconductor IC).
For example, set clock of clock generator for jumper-less motherboard. The data transfer rate of SMBus is only 100Kbit/s, it
allows one host to communicate with CPU and many masters and slaves to send/receive message.
o
u
s
D
R
A
M
)
o
u
s
D
R
A
M
)
2
PROM operation, AOpen motherboard uses Shadow E
n
e
M
e
m
o
r
y
M
o
d
u
i
n
e
M
e
m
o
r
y
M
o
d
u
a
n
a
g
e
m
e
n
t
B
u
s
)
a
n
a
g
e
m
e
n
t
B
u
s
)
PBSRAM
to use burst mode transfer. SDRAM comes in 64-bit
l
e
)
l
e
)
EDO
DRAM and supports 32-bit data. SIMM had been phased out on
95
O
n
l
i
n
e
M
a
n
u
a
l
O
n
l
i
n
e
M
a
n
u
a
l
(EDO
and FPM are
2
PROM for jumper-less and
Advertisement
Table of Contents
Troubleshooting
