Pin Configuration - Philips Q549.2E LA Service Manual

Q549.2e la chassis
Table of Contents

Advertisement

8.3
Diagram
SSB: PNX8543 - Stand-by Controller
Block Diagram
TS in from
channel decoder
TS out/in for
PCMCIA
DV-ITU-656
CVBS, Y/C,
Low-IF
SSIF, LR
Dual SPDIF
Dual HDMI

Pin Configuration

PNX8543x
CI/CA
SYSTEM
PROCESSOR
DV INPUT
VIDEO
3D COMB
DECODER
RGB
DIGITAL IF
MPEG/H.264
VIDEO
DECODER
AUDIO DEMOD
AND DECODE
AUDIO IN
2
I
S
HDMI
RECEIVER
SYSTEM
300 MHz
CONTROLLER
MIPS32 4KEc
(8051)
2
I
C
GPIO
IR
x
2
2
ball A1
index area
2
4
6
8
1
3
5
7
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
Y
AA
AB
AC
AD
AE
AF
AG
AH
AJ
AK
AL
AM
AN
AP
Figure 8-3 Internal block diagram and pin configuration
IC Data Sheets
B04A, PNX8543 (IC7H00)
MEMORY
CONTROLLER
MPEG
PRIMARY
VIDEO
OUTPUT
AV-PIP
SUB-PICTURE
SECONDARY
VIDEO
OUTPUT
SCALER,
DE-INTERLACE
AND NOISE
REDUCTION
AUDIO DSP
300 MHz
AV-DSP
DRAWING
ENGINE
DMA BLOCK
CPU
2
ADC
SPI
UART
I
C
GPIO Flash
x
1
0
10
12
14
1
6
18
20
22
2
4
26
9
11
13
15
17
19
21
23
25
PNX8543xEH
Transparent top view
Q549.2E LA
LVDS for
flat panel display
LVDS
(single or dual
channel)
VIDEO
analog CVBS
ENCODER
AUDIO DACS
analog audio
2
I
S
AUDIO OUT
SPDIF
USB 2.0 CA
PCI 2.2
28
30
32
34
27
29
31
33
18440_301_090303.eps
090303
8.
EN 55
2009-May-08

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents