Skyworks SI5 ML52 EVB Series User Manual

Si 5xx- ML52x- EVB
S 5 -ML5 2 -E VB U ' M
I XX X S E R S ANUAL
1. Introduction
The Si5xx-ML52x-EVB is designed to be an add-on module to the Xilinx Virtex-5 LXT/FXT ML52x RocketIO
GTP/GTX Characterization Platform. These boards are based on Virtex-5 LXT and FXT devices that have GTP
and GTX Multi-Gigabit transceivers respectively. The SMA connectors on the board support full receive and
transmit paths for 16 transceivers and transceiver reference clock SMA inputs. The ML52x boards also have a
proprietary XGI interface that consists of two 3-row, 32-header pin 0.100" connectors. The GTP is a low power
150 Mbps—3.75 Gbps transceiver and the GTX is a high performance 150 Mbps—6.5 Gbps transceiver. The
Si5xx-ML52x-EVB plugs into the XGI connectors and can be configured and controlled from the FPGA with the
Xilinx Chipscope Pro IBERT software tool.
The Si5xx-ML52x-EVB provides the user with a total of four ac coupled differential clock outputs from two different
sources on the Si5xx-ML52x-EVB. The Si5xx-ML52x-EVB also has three ac coupled differential clock inputs: one
comes from the Xilinx Virtex-5 Characterization Platform header pin connector, another comes from on-board SMA
connectors, and the last comes from an on-board, asynchronous Si570 programmable oscillator.
Configuration of the various clock input and output frequencies is achieved using a 24-bit parallel binary control
word that is generated by the FPGA on the Xilinx Virtex-5 Characterization Platform. There are several possible
input and output combinations. Frequencies are selectable using control word codes.
The Si5xx-ML52x-EVB operates on 3.3 V power from the Xilinx Virtex-5 Characterization Platform board. No other
power source is required.
Top Bottom
Figure 1. Si5xx-ML52x Evaluation Board
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com
Rev. 0.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • October 17, 2021