Table of Contents
Advertisement
PCIE0_CK_
A88
O PCIE
PCIE
REF+
PCIE0_CK_
A89
REF-
DDI Signals Descriptions
Signal
Pin#
Pin Type
Pwr Rail /Tolerance
DDI1_PAIR0+/
B71
O PCIE
AC coupled off
DP0_LANE0+
Module
DDI1_PAIR0-/
B72
DP0_LANE0-
DDI1_PAIR1+/
B73
O PCIE
AC coupled off
DP0_LANE1+
Module
DDI1_PAIR1-/
B74
DP0_LANE1-
DDI1_PAIR2+/
B75
O PCIE
AC coupled off
DP0_LANE2+
Module
DDI1_PAIR2-/
B76
DP0_LANE2-
DDI1_PAIR3+/
B81
O PCIE
AC coupled off
DP0_LANE3+
Module
DDI1_PAIR3-/
B82
DP0_LANE3-
DDI1_PAIR4+
B77
DDI1_PAIR4-
B78
DDI1_PAIR5+
B91
DDI1_PAIR5-
B92
DDI1_PAIR6+
B93
DDI1_PAIR6-
B94
DDI1_CTRL-
B98
I/O PCIE
AC coupled on Module PD 100K to GND
CLK/DP0_
AUX+
I/O OD
3.3V / 3.3V
CMOS
User's Manual | GH9A3
Connect to PCIE device, PCIe CLK Buffer or slot
WL9A3
Carrier Board
Connect AC Coupling Capacitors 0.1uF to Device
Connect AC Coupling Capacitors 0.1uF to Device
Connect AC Coupling Capacitors 0.1uF to Device
Connect AC Coupling Capacitors 0.1uF to Device
Connect AC Coupling Capacitors 0.1uF to Device
Connect AC Coupling Capacitors 0.1uF to Device
Connect AC Coupling Capacitors 0.1uF to Device
Connect AC Coupling Capacitors 0.1uF to Device
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
Connect to DP AUX+
(S/W IC between
Rpu/PCH)
PU 2.2K to 3.3V, PD
Connect to HDMI/DVI I2C CTRLCLK
100K to GND
(S/W IC between
Rpu/Rpd resistor)
HARDWARE INSTALLATION
Reference clock output for all PCI Express and PCI Express Graph-
ics lanes.
Description
DDI 1 Pair 0 differential pairs/Serial Digital Video B red output dif-
ferential pair
DDI 1 Pair 1 differential pairs/Serial Digital Video B green output
differential pair
DDI 1 Pair 2 differential pairs/Serial Digital Video B blue output dif-
ferential pair
DDI 1 Pair 3 differential pairs/Serial Digital Video B clock output
differential pair.
NA for WL9A3
NA for WL9A3
NA for WL9A3
DP AUX+ function if DDI1_DDC_AUX_SEL is no connect
HDMI/DVI I2C CTRLCLK if DDI1_DDC_AUX_SEL is pulled high
Chapter 2
16
Advertisement
Table of Contents
