u-blox NORA-W30 Series System Integration Manual page 11

Table 4 describes the pin multiplexing for Always ON (AON) power domain.
UBXDOC-39674697-1341 C2-Restricted
Port Name Trap
uart_download
PA[7]
PA[8]
PA[12] icfg0
PA[13] icfg1
PA[14] icfg2
PA[15] icfg3
PA[25]
PA[26]
Table 4: AON pin multiplexing
Table 5 describes the external I2S multiplexing pins.
Symbol Type
I2S_MCLK O
I2S_CLK O
I2S_WS O
I2S_SD_TX0 O
I2S_SD_TX1 O
I2S_SD_TX2 O
I2S_SD_RX I
Table 5: External I2S pin multiplexing
UBX-22021119 - R02
C1-Public
NORA-W30 AON pin-mux
FUNC_ID0 FUNC_ID28
gpio Ext32K
GPIOC_LP[0]
GPIOC_LP[1]
GPIOC_LP[2] RTC_OUT
GPIOC_LP[3] RTC EXT_32K KEY_ROW3 KEY_COL6
GPIOC_LP[10]
GPIOC_LP[11]
Pin name
PB[12]
PB[23]
PB[20]
PB[21]
PB[19]
PA[13]
PA[14]
PB[22]
Module overview
NORA-W30 series - System integration manual
FUNC_ID29 FUNC_ID30 FUNC_ID31
key scan key scan
wakeup
row col
KEY_ROW0 LGPIO[0]
KEY_ROW1 LGPIO[1]
KEY_ROW2 LGPIO[2]
LGPIO[3]
KEY_COL1 LGPIO[2]
KEY_COL0 LGPIO[3]
Function ID Description
12 External I2S main clock
12
12 External I2S clock
12 External I2S Word Select
12 External I2S data Tx0
12 External I2S data Tx1
12 External I2S data Tx2
12 External I2S data Rx
gpio port name default pull
PA[7]
PA[8]
GPIOC_LP[0] PA[12]
GPIOC_LP[1] PA[13]
GPIOC_LP[2] PA[14]
GPIOC_LP[3] PA[15]
GPIOC_LP[10] PA[25]
GPIOC_LP[11] PA[26]
Page 11 of 52
UP
UP