Philips BJ3.1A LA Manual page 153

Table of Contents

Advertisement

EN 154
9.
BJ3.1A LA
9.10.11 Diagram B8, ISP1561BM (IC 7N00)
Block Diagram
PME#
4
CLK
19
AD[31:0]
PCI CORE
C/BE#[3:0]
REQ#
GNT#
PCI MASTER
IDSEL
INTA#
FRAME#
DEVSEL#
PCI SLAVE
IRDY#
CLKRUN#
CONFIGURATION SPACE
PAR
CONFIGURATION FUNCTION 0
PERR#
SERR#
CONFIGURATION FUNCTION 1
TRDY#
CONFIGURATION FUNCTION 2
STOP#
CORERESET
18
RST#
V DD
POR
VDD_DETECT
87
XTAL1
XOSC
XTAL2
88
OC1
AMB1
GRN1
GL1
PWE1
Pin Configuration
Circuit Descriptions, Abbreviation List, and IC Data Sheets
SMI#
15
OHCI (FUNCTION 0)
RAM
ATX1
ORIGINAL
Hi-SPEED
ATX
ATX
89
92
95
91 90 102 103
105 113 114 112 106 116 117
OC3
AMB3
GRN3
GL3
PWE3
DM1 DP1
SEL48M
1
SCL
2
SDA
3
PME#
4
V AUX
5
DGND
6
IRQ1
7
IRQ12
8
SEL2PORTS
9
V
10
DD
A20OUT
11
KBIRQ1
12
MUIRQ12
13
DGND
14
SMI#
15
INTA#
16
V DD
17
RST#
18
CLK
19
GNT#
20
DGND
21
REQ#
22
AD[31]
23
AD[30]
24
V DD
25
AD[29]
26
AD[28]
27
AD[27]
28
DGND
29
AD[26]
30
AD[25]
31
AD[24]
32
Figure 9-18 Internal block diagram and pin configuration
SEL48M
SCL
SDA
1
2
3
GLOBAL CONTROL
OHCI (FUNCTION 1)
RAM
PORT ROUTER
ATX3
ORIGINAL
ORIGINAL
Hi-SPEED
ATX
ATX
ATX
96
99 100
OC2
AMB2
GRN2
GL2
PWE2
DM3 DP3
ISP1561BM
ISP1561BM
legacy keyboard and mouse support
EHCI (FUNCTION 2)
RAM
ATX2
ATX4
ORIGINAL
Hi-SPEED
ATX
ATX
98
97 109 110
119
126 127 125 120 122 123
OC4
AMB4
GRN4
GL4
PWE4
DM2 DP2
96
OC2
95
GRN1
94
GND_RREF
93
AV AUX
92
AMB1
91
GL1
90
PWE1
89
OC1
88
XTAL2
87
XTAL1
86
DGND
85
V AUX
84
AD[0]
83
DGND
82
AD[1]
81
AD[2]
80
V DD
79
AD[3]
78
AD[4]
77
AD[5]
76
DGND
75
AD[6]
74
AD[7]
73
V DD
72
C/BE#[0]
71
AD[8]
70
AD[9]
69
DGND
68
AD[10]
67
AD[11]
66
AD[12]
65
V DD
MBL340
F_15400_136.eps
7
IRQ1
8
IRQ12
12
KBIRQ1
13
MUIRQ12
11
A20OUT
9
SEL2PORTS
101
AV AUX_PLL
AV AUX
V AUX
107
RREF
94
GND_RREF
AGND
DGND
Hi-SPEED
ATX
DM4 DP4
240505

Advertisement

Table of Contents
loading

Table of Contents