S3.2. Video/Audio Signal Process Block Diagram; S3.2.1. Video/Audio Signal Process Block Diagram (1 - Panasonic HDC-SD100P Service Manual

High definition video camera
Hide thumbs Also See for HDC-SD100P:
Table of Contents

Advertisement

S3.2. Video/Audio Signal Process Block Diagram

S3.2.1. Video/Audio Signal Process Block Diagram (1)

IC3401
(SDRAM/512M-bit)
DATA
7
14
17
24
52
59 62
IC3400
(VIDEO)
B21
E9
D0
7
AC9
SDDATA0
D1
8
AB9
SDDATA1
D2
9
AC10
SDDATA2
HS3901
D3
1
AB10
SDDATA3
(SD CARD CONNECTOR)
CMD
2
AB8
SDCMD
CLK
5
AC8
SDCLK
C.DET
10
W9
CARD DET
WP
12
V10
PROTECT
11
JK6001
USB
IC3200
TERMINAL
FL6001
D+
3
2
3
C1
DP
B1
DM
D-
2
1
4
VBUS
1
C2 VBUS
BUS37_DTY0
SENSOR SECTION
E6
YI1 CAM0
BUS37_DTY7
E8
YI1 CAM7
BUS37_STYC0
A5
YI2 CAM0
CG/
CCD
SSG/
DSP
D6
BUS37_STYC7
YI2 CAM7
BUS37_DTC0
D1
CT1 CAM0
BUS37_DTC7
B4
CT1 CAM7
IC3402
(SDRAM/512M-bit)
ADDRESS
CTL SIG
DATA
69
73
85
28
40
7
14
17
24
52
59 62
A12
C13
A9 A8 B13 A11 D14 E14 E15 D13 B12 D17 B17 A10 B14
V25
F22
MEMORY CONTROL
H.264
MPEG2
STREAM CONTROL
JPEG
AC3/5.1CH
PROCESSOR
IC3403
(NAND FLASH ROM)
22
27
37
45
57
9 20
ADDRESS
CTL SIG
69
73
85
28
40
J26
K24
F26 E26 K25 H26 L23 L22 M22 K23 J25 P23 P25 G26 L25
AF24
AA25
MAIN CPU
HDMI DMA I/F
CAMERA SIGNAL PROCESSOR
AUDIO DSP
S-4
JK6002
HDMI TERMINAL
GTMDS2P
2
GTMDS2N
3
59
11
13
18
19
29
36
47
53
GTMDS1P
5
GTMDS1N
6
GTMDS0P
8
GTMDS0N
9
CLK750TMDSP
11
CLK750TMDSN
12
AF19
AD23
HPDTCT
19
CLKDDC
15
GDDCDATA
16
CEREMOTE
14
CEC
V8
P54/ICR
AE17
DODAT HDMI
V7
AMCK HDMI
Y2
SDA HDMI
T8
U7
SCL HDMI
VCLKO HDMI
Y1
CO HDMI 0
U1
CO HDMI 7
V3
YO HDMI 0
V4
Y3
YO HDMI 7
VCLKO LCD
J1
CLK27 LCD
To IC601
BUS13 LCDYO0
YCOLCD0
J2
(LCD CONTROLLER)
H5
BUS13 LCDYO7
YCOLCD7
BUS37 YO D0
YOUT0
N3
M3
BUS37 YO D7
YOUT7
BUS37 CO D0
COUT0
K1
To IC3601
(VIDEO ENCODER)
BUS37 CO D7
COUT7
K5
CLK74 V D
YCCLK
L1
RL3401 RL3402
RL3403
RL3404
AIDAT0
M8
AIDAT0
L8
AODAT0
AODAT0
AMCK
M5
CLK12 M
ALRCK0
L7
CLKLR0
ALRCK1
M7
CLK LR1
ABCK0
J7
CLKB0
ABCK1
K7
CLKB1
RL3405
RL3406
RL3407
ADC0
AE15
HD YLEVEL
ADC2
AD16
SD YLEVEL
S CLK VDAC
SCL
R8
S SDA VDAC
SDA
R7
AVIO RST
P62/SIO
AB15
HDC-SD100 VIDEO/AUDIO SIGNAL PROCESS(1) CIRCUIT BLOCK DIAGRAM
IC3800
(HDMI LSI)
FL3807
5
1
37
TX2+
6
2
36
TX2-
7
3
34
TX1+
8
4
33
TX1-
FL3808
5
1
31
TX0+
6
2
30
TX0-
7
3
28
TXC+
8
4
27
TXC-
18
HPD
PW REG3R2V
Q3801
6
D1
S1
1
20 DSCL
5
G2
G1
2
4
S2
D2
3
19 DSDA
84 CEC A
44 RESET#
10
SD0
6
MCLK
46
CSDA
45
CSCL
69 IDCK
D23
51
70
D8
To IC3701
(AVIO)
To IC3601/3701
(VIDEO ENCODER/AVIO)

Advertisement

Table of Contents
loading

Table of Contents