Supermicro H12DSG-O-CPU User Manual page 40

Table of Contents

Advertisement

H12DSG-O-CPU User's Manual
Font Panel Connector (JF1)
JF1 contains various buttons and indicators that are normally located on a control panel at the
front of the chassis. The JF1 connector is designed specifically for use with the Supermicro
chassis.
TPM Header/Port 80 Connector
The JTPM1 header is used to connect a Trusted Platform Module (TPM), which is available from
a third-party vendor. A TPM is a security device that supports encryption and authentication in
hard drives. It enables the motherboard to deny access if the TPM associated with the hard
drive is not installed in the system.
Please go to the following link for more information on TPM:
manuals/other/TPM.pdf.
SATA Ports
The H12DSG-O-CPU has four SATA 3.0 ports (SATA0~3) that are supported by the Marvell
9230 chipset.
NVM Express Connections
Four NVM Express ports are located on the serverboard (two for each processor). These
ports provide high-speed, low-latency PCIe 4.0 x4 connections directly from the CPU to
NVMe Solid State Drives (SSD). This greatly increases SSD data-throughput performance
and significantly reduces PCIe latency by simplifying driver/software requirements resulted
from direct PCIe interface from the CPU to the NVMe SSD drives.
Trusted Platform Module Header
Pin Definitions
Pin#
Definition
Pin#
1
LCLK
2
3
LFRAME#
4
5
LRESET#
6
7
LAD3
8
9
3.3V
10
11
LAD0
12
13
NC
14
15
3.3V_STBY
16
17
GND
18
19
NC
20
40
http://www.supermicro.com/
Definition
GND
NC
LAD2
LAD1
GND
NC
SERIRQ
NC
NC

Advertisement

Table of Contents
loading

Table of Contents