Download Print this page

Curtiss-Wright GTS/DEC/003 Manual

Bit synchronizer and pcm decommutator pci board (20mbps) - 1ch

Advertisement

Quick Links

GTS/DEC/003
Bit synchronizer and PCM decommutator PCI board (20Mbps) - 1ch
Key Features
Bit error rate performance within 1dB of theory
Bit-rates up to 20Mbps (NRZ-L codes)
NRZ-L/M/S, BIØ-L, derandomizer (11,13,15,17, 23)
Sync word length up to 64 bits
0 to 16 bits sync word error tolerance
4 to 64 bits per word
Supports digital IRIG-B 000, 001, 002, 003
time formats
Applications
Real-time ground stations
Telemetry data links
INFO: CURTISSWRIGHTDS.COM
EMAIL: DS@CURTSSWRIGHT.COM
4 Apr. 2019 | DST/W/132
Overview
The GTS/DEC/003 reconstructs a serial PCM data stream from a source
that has been corrupted by noise, phase jitter, amplitude modulation, or
base line variations. The all-digital design utilizes one independent,
programmable matched filter and Phase Locked Loop (PLL) to track
deviations in the bit-rate of the received signals.
The recovered data is then decommutated into frames. Each minor frame
can be tagged with time from an IRIG-B source to an accuracy of 1μs.
Figure 1: Bit synchronizer and PCM decommutator channel
CURTISSWRIGHTDS.COM
GTS/DEC/003/C
1

Advertisement

loading
Need help?

Need help?

Do you have a question about the GTS/DEC/003 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Curtiss-Wright GTS/DEC/003

  • Page 1 Bit synchronizer and PCM decommutator PCI board (20Mbps) - 1ch CURTISSWRIGHTDS.COM Overview The GTS/DEC/003 reconstructs a serial PCM data stream from a source that has been corrupted by noise, phase jitter, amplitude modulation, or base line variations. The all-digital design utilizes one independent, programmable matched filter and Phase Locked Loop (PLL) to track deviations in the bit-rate of the received signals.
  • Page 2: Specifications

    PCM_IN_DATA(0)± – – Mbps NRZ-L/M/S, RNRZ-L 11/13/15/17/23. PCM_IN_DATA(0)± – – Mbps BIØ-L. © 2019 Curtiss-Wright. All rights reserved. Specifications are subject to change without notice. CURTISSWRIGHTDS.COM All trademarks are the property of their respective owners. 4 Apr. 2019 | DST/W/132...
  • Page 3 GTS/DEC/003 TABLE 3 RS-422 inputs (continued) PARAMETER MIN. TYP. MAX. UNITS CONDITION/DETAILS Input voltage operating range – Do not exceed operating range. logic 0 – – -0.2 logic 1 -0.01 – – common mode voltage – overvoltage protection – Voltages outside of this range can damage input.
  • Page 4 – – Retains sync with NRZ codes at EbNo = 3dB with 248 transition gaps every 1,024 bits. Setting up the GTS/DEC/003 The following tables list the setup configurations available for the GTS/DEC/003. TABLE 7 Bit synchronizer settings SETTING CHOICE...
  • Page 5 Getting the most of the GTS/DEC/003 The GTS/DEC/003 is a half-length PCI-form board and is not currently verified for use in a PCI-X slot. Voltage levels are 3.3 or 5 volts. Dimensions are: W = 0.6 inches (15.24 mm) x D = 6.9 inches (175.26 mm) × H = 4.2 inches (106.68 mm).
  • Page 6 Flashes green when the PCI card is operating correctly on the PCI bus. Reserved Reserved Reserved Reserved J1 and J2 headers The following figure shows the selection headers on the GTS/DEC/003 card. J1 is used for PCM_IN_ANALOG(0) and J2 is used for PCM_IN_ANALOG(1). CURTISSWRIGHTDS.COM 4 Apr. 2019 | DST/W/132...
  • Page 7 Connects a 120Ω load between the + input and the - input for differential ended signals. The J2 selection header is not used on the GTS/DEC/003. SMART_OUT output The GTS/DEC/003 has a programmable output which can output one of the following signals when selected. TABLE 10 Programmable output signals...
  • Page 8 GTS/DEC/003 Glossary TERM DEFINITION Sync word match tolerance The number of bits (0-63) that can be incorrect and the sync word is still considered a match. Matches to lock The number of valid sync words (1-16) required after loss before the data is considered valid.
  • Page 9 GTS/DEC/003 Connector pinout of the GTS/DEC/003 Pin 1 Pin 16 Pin 44 Figure 5: Connector pins NAME SEE SPECIFICATIONS TABLE COMMENT PCM_IN_DCLK(0) BTTL inputs PCM clock for channel 0 PCM_IN_DATA(0) BTTL inputs PCM data for channel 0 IRIG-B_IN BTTL inputs...
  • Page 10 TEC/NOT/024 Evolution of Pulse Code Modulation DOC/USG/016 Ground Station Boards User Guide © 2019 Curtiss-Wright. All rights reserved. Specifications are subject to change without notice. CURTISSWRIGHTDS.COM All trademarks are the property of their respective owners. 4 Apr. 2019 | DST/W/132...