Intersil ISLKU060DEMO1Z Reference Manual

Renesas rad hard power management reference design for xilinx's space grade xqrku060

Advertisement

Quick Links

ISLKU060DEMO1Z
Renesas Rad Hard Power Management Reference Design for Xilinx's Space Grade XQRKU060
Over the last decade satellites and spacecrafts have
seen an exponential increase in the need for
on-board data processing and storage demands.
Additionally, major satellite manufacturers have
recently announced their latest satellites to be
modular, fully digital ,and capable of in-orbit
reconfigurability. To meet these demands, satellite
and payload manufacturers are using high-end
FPGAs, ASICs, and processors. Xilinx's Kintex
XQRKU060 FPGA is a radiation hardened FPGA that
has comparable performance to commercial
counterparts in demanding computing applications.
The Kintex XQRKU060 requires a complex power
solution with multiple low voltage supply rails that can
deliver high currents and a need for power supply
sequencing to eliminate high inrush currents. In
collaboration with Xilinx and Ibeos, Renesas offers a
Kintex XQRKU060 development board with the FPGA
powered by Renesas' Radiation Hardened products.
R34UZ0004EU0100 Rev.1.00
Oct 15, 2021
5V
Supply
0.95V Core Supply
RS-485
DB9
Ethernet
Power
RJ45
Supply
Figure 1. ISLKU060DEMO1Z Block Diagram
Features
▪ Radiation hardened QMLV power solution by
Renesas (MIL-PRF-38535)
▪ Radiation tolerant Xilinx Kintex XQRKU060 FPGA
▪ 4x 4GB DDR3 Memory
▪ 512MB SPI Flash Memory
▪ RJ45 interface for 10/100/1000 Gigabit Ethernet
▪ DB9 RS-485 Communication Port
▪ JTAG Configuration Header
Power Supply Specifications
▪ 5V
±10% (Banana Jack Connectors)
DC
Related Information
▪ ISL70002SEH, ISL70001ASEH, ISL75051ASEH,
ISL70005SEH,
ISL70321SEH
device pages
▪ Xilinx Radiation Tolerant Kintex
▪ Xilinx Radiation Tolerant Kintex
Power Supply LEDs
Power
Supply
4GB
DDR3
4GB
DDR3
4GB
DDR3
4GB
DDR3
SPI
Power Supply
Flash
Reference Manual
and
ISL70244SEH
FPGA Overview
FPGA Datasheet
Page 1
© 2021 Renesas Electronics

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ISLKU060DEMO1Z and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Intersil ISLKU060DEMO1Z

  • Page 1 ▪ Xilinx Radiation Tolerant Kintex FPGA Datasheet Power Supply LEDs Supply Power 0.95V Core Supply Supply DDR3 RS-485 DDR3 DDR3 DDR3 Ethernet Power Power Supply RJ45 Supply Flash Figure 1. ISLKU060DEMO1Z Block Diagram R34UZ0004EU0100 Rev.1.00 Page 1 Oct 15, 2021 © 2021 Renesas Electronics...
  • Page 2: Table Of Contents

    ISLKU060DEMO1Z Reference Manual Contents Functional Description ..............3 Getting Started .
  • Page 3: Functional Description

    FPGA and peripherals from a 5V power supply input. Getting Started 1. Power Switch SW1 switches power to the ISLKU060DEMO1Z. Before making connections, ensure it is in the down (OFF) position. 2. Apply +5VDC to the banana connectors J5 and J6. J5 is positive terminal and J6 is GND.
  • Page 4 ISL70001ASEH EN 3V3 DDR Figure 2. ISLKU060DEMO1Z Power Tree and Sequencing The power-up sequence of the power supplies is summarized below: 1. The external 5V supply is monitored by the ISL70321SEH and when it reaches 4.3V, it enables the two ISL70002SEH set up in current-sharing configuration to provide 0.95V to the FPGA core.
  • Page 5 ISL70062SEH NMOS load switch that is turned on by the second 1.8V supply rail, which provides 2.5V for the FPGA VCC I/O, Ethernet AVDD and I/O. Figure 3 shows the power-up sequence of the ISLKU060DEMO1Z board. Figure 3. ISLKU060DEMO1Z Power-Up Sequencing R34UZ0004EU0100 Rev.1.00...
  • Page 6: Typical Performance Graphs

    Figure 13 are derived from the datasheet of the associated part. Actual performance on the ISLKU060DEMO1Z may be different due to test conditions. Figure 4. Output Ripple of ISL70002SEH for the FPGA VCCINT Core Voltage Figure 5. Output Ripple of ISL75051ASEH for the FPGA 1.0V VMGTAVCC Voltage R34UZ0004EU0100 Rev.1.00...
  • Page 7 ISLKU060DEMO1Z Reference Manual Figure 6. Output Ripple of ISL75051ASEH for the FPGA 1.2V VMGTAVTT Voltage Figure 7. Output Ripple of ISL75051ASEH for the FPGA 1.8V VMGTACCAUX Voltage R34UZ0004EU0100 Rev.1.00 Page 7 Oct 15, 2021...
  • Page 8 ISLKU060DEMO1Z Reference Manual Figure 8. ISL70321SEH Power Sequencing Enable 1.5V 1.8V 3.3V 2.5V 1.2V 0.95VOUT 1.2VOUT 1.5VOUT 1.8VOUT 2.5VOUT 3.3VOUT Load Current (A) LOAD Figure 10. ISL70002SEH Efficiency, V = 5V, 500kHz Figure 9. Efficiency vs Load, V = 5.0V 0.765...
  • Page 9 ISLKU060DEMO1Z Reference Manual 0.5215 0.5210 0.5205 0.5200 0.5195 128C,Vadj (mV) 0.5190 25C,Vadj (mV) 0.5185 0.5180 -58C,Vadj (mV) 0.5175 0.5170 0.5165 0.5160 0.00 1.00 2.00 3.00 4.00 Figure 13. ISL75051ASEH Load Regulation, VADJ vs I R34UZ0004EU0100 Rev.1.00 Page 9 Oct 15, 2021...
  • Page 10: Board Design

    ISLKU060DEMO1Z Reference Manual Board Design Figure 14. Top of Board Figure 15. Bottom of Board R34UZ0004EU0100 Rev.1.00 Page 10 Oct 15, 2021...
  • Page 11: Layout Guidelines

    ISLKU060DEMO1Z Reference Manual Layout Guidelines As the Xilinx Kintex XQRKU060 is a high-performance FPGA, careful consideration must be taken with regards to the layout for the power management ICs. Per the FPGA datasheet for recommended operating conditions for each of the supply rails, it can be seen they must operate with the tolerances described. In addition to choosing the right components for the design, the layout is equally as critical in maintaining the electrical performance within the tolerance window.
  • Page 12: Schematic Diagrams

    Schematic Diagrams Figure 16. Schematic Page 1...
  • Page 13 VCC_5V_HK DS13 DS12 DS11 DS10 GREEN GREEN GREEN GREEN VCC_5V_HK VCC_0V95 VCC_2V5_HK MGT_1V0 R4849 R4848 R4847 R4846 VCC_5V_HK U463 R4838 2.74k C1-1 C1-2 R4839 2.74k C2-1 C2-2 R4797 R4840 2.74k C2690 C3-1 36.5k Primary Sequencer 220nF C3-2 R4841 2.74k C4-1 VCC_0V95 VCC_2V5_HK MGT_1V0...
  • Page 14 VCC_5V_HK C3034 C3019 C2919 C2920 C2921 C2922 C2923 C2924 47UF 47UF 47UF 470nF 470nF 470nF 470nF 470nF R4697 R4698 R4696 1.0K C2925 C2926 Slave VCC_5V_HK U423 Current Share Config ISL70002SEHVFE VCC_5V_HK Master: ISHSL = DGND, ISHEN=DVDD, M/S=DVDD R4651 Slave: ISHSL = DVDD, ISHEN=DVDD, M/S=DGND TP103 PGOOD_0V95_SLAVE PGOOD...
  • Page 15 TP95 VCC_2V5_HK 1.205V ISL75051ASEH MGT_1V2 VIN1 VOUT1 R4705 VIN2 VOUT2 C2780 C2966 R4683 2.67K VIN3 VOUT3 10uF 470nF 4.32k C2967 C2783 VIN4 VOUT4 0.1% 330UF 470nF VIN5 VOUT5 C2784 VIN6 VOUT6 4700pF R4703 EN_1V2 1.0K C2785 R4816 100p 3.28k 0.1% R4761 C2965 1.47k...
  • Page 16 U460B ISL70244SEH VCC_2.5V_HK Buck OCP fixed, ~5.3A LDO OCP fixed, ~1.65A Max buck current = 3A Max LDO current = 1A Buck efficiency @ 3A = ~75% Max LDO dissipation = 0.7W Max buck dissipation = 1.3W Max LDO delivery = 0.7W VDDR_1V35 Max buck delivery = 4.0W LDO soft-start = 1.4 ms...
  • Page 17 TP99 MGT_1V8 1.811V VCC_2V5_HK Max LDO current = 3A R4596 ISL75051ASEH C2762 C2763 Max LDO dissipation = 2.1W 2.67K 330UF 470nF VIN1 VOUT1 R539 Max LDO delivery = 5.4W VIN2 VOUT2 C506 C1275 4.32k VIN3 VOUT3 OCP set just shy of 3A 10uF 470nF 0.1%...
  • Page 18 R4680 TP109 3.315V OCP fixed, peak 18A Max current = 6A VCC_5V_HK U451 ISL70001ASEH VCC_3V3 TP100 Efficiency @ 6A = 87% PGOOD_3V3 PVIN1 PGOOD Max dissipation = 3W C2753 PVIN1 C3028 C3027 C3026 C3025 C2751 C2752 470nF Max delivery = 20W PVIN2 47UF 47UF...
  • Page 19 Xilinx Reference Decoupling Network Impedance: Decoupling designed to a 6A load step BOM-Optimized Decoupling Network Impedance: Using KEMET's K-SIM capacitor simulation software we find that the Xilinx design has peak impedance of about 1.5 mOhm over frequency. Iterating in the same tool we derive a network with a similar figure, but fewer components.
  • Page 20 VCC_0V95 U34-26 VCC_1V8 C2969 C2970 C2971 AA12 AA30 VCCINT_1 VCCAUX_1 470UF 470UF 470UF AA14 AC30 VCCINT_2 VCCAUX_2 6.3V 6.3V 6.3V AA18 C2523 C2524 C2525 C2526 VCCINT_3 VCCAUX_3 U34-18 AA20 0.1uF 0.1uF 0.1uF 0.1uF VCCINT_4 VCCAUX_4 AB34 AA22 W 30 MGTAVCC_L_1 MGTAVCC_RN_1 VCCINT_5 VCCAUX_5...
  • Page 21 U34-24 U34-25 AH30 GND_1 GND_88 GND_175 GND_263 AH33 A2 is NC on A1517 (CGA) Pinout GND_2 GND_89 GND_176 GND_264 AH34 GND_3 GND_90 GND_177 GND_265 AH35 GND_4 GND_91 GND_178 GND_266 AH38 GND_5 GND_92 GND_179 GND_267 AH39 GND_6 GND_93 GND_180 GND_268 GND_7 GND_94 GND_181 GND_269...
  • Page 22 VCC_0V95 VCC_1V8 R4129 R618 VBATT only needed if bitstream encryption is used R4619 R4618 U34-1 AB15 R4616 AB16 R4617 POR_OVERRIDE AG11 VBATT VCC_1V8 R4614 AA15 R4615 W 16 VCCADC W 15 AA16 R4612 GNDADC VREFP R4613 VREFN C2900 220nF XCKU060-1FFVA1517I VCC_3V3 C2552 VCC_3V3...
  • Page 23 U34-4 AK39 AU39 VCCO_25_1 IO_L10N_T1U_N7_QBC_AD4N_25 AL36 AT39 VCCO_25_2 IO_L10P_T1U_N6_QBC_AD4P_25 AP37 AT37 VCCO_25_3 IO_L11N_T1U_N9_GC_25 AR34 AR37 VCCO_25_4 IO_L11P_T1U_N8_GC_25 AU38 AT38 VCCO_25_5 IO_L12N_T1U_N11_GC_25 AV35 AR38 VCCO_25_6 IO_L12P_T1U_N10_GC_25 AR36 U34-6 IO_L13N_T2L_N1_GC_QBC_25 AJ34 AP36 AD27 AR25 VREF_25 IO_L13P_T2L_N0_GC_QBC_25 VCCO_45_1 IO_L10N_T1U_N7_QBC_AD4N_45 AN37 AE24 AP25 IO_L14N_T2L_N3_GC_25 VCCO_45_2 IO_L10P_T1U_N6_QBC_AD4P_45 AN36...
  • Page 24 U34-8 VCCO_47_1 IO_L10N_T1U_N7_QBC_AD4N_47 HP Voltage = 0.950 V to 1.890 V VCCO_47_2 IO_L10P_T1U_N6_QBC_AD4P_47 Maximum clamp-current per pin = 10mA VCCO_47_3 IO_L11N_T1U_N9_GC_47 Maximum clamp-current per 52-pin bank = 200mA VCCO_47_4 IO_L11P_T1U_N8_GC_47 VCCO_47_5 IO_L12N_T1U_N11_GC_47 VCCO_47_6 IO_L12P_T1U_N10_GC_47 IO_L13N_T2L_N1_GC_QBC_47 VREF_47 IO_L13P_T2L_N0_GC_QBC_47 IO_L14N_T2L_N3_GC_47 IO_L14P_T2L_N2_GC_47 IO_L15N_T2L_N5_AD11N_47 IO_L15P_T2L_N4_AD11P_47 IO_L16N_T2U_N7_QBC_AD3N_47 IO_L16P_T2U_N6_QBC_AD3P_47...
  • Page 25 HP Voltage = 0.950 V to 1.890 V Max memory interfaces speed is 1600Mb/s according to table 26 in DS892 (-1L speed grade, 0.95V core, FF package) Maximum clamp-current per pin = 10mA VDDR_1V35 Maximum clamp-current per 52-pin bank = 200mA U34-12 VCCO_68_1 IO_L10N_T1U_N7_QBC_AD4N_68...
  • Page 26 HR Voltage = 1.140 V to 3.400 V Maximum clamp-current per pin = 10mA VCC_3V3 Maximum clamp-current per 52-pin bank = 200mA U34-14 AE14 AP13 VCCO_65_AE14 IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65 AH15 AP14 VCCO_65_AH15 IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65 AJ12 AN12 VCCO_65_AJ12 IO_L11N_T1U_N9_GC_A11_D27_65 AM13 AN13 VCC_2V5 C2543 C2542 C2532 C2533 VCCO_65_AM13...
  • Page 27 U34-16 U34-17 U34-19 U34-15 W 34 MGTHTXP3_127 MGTHTXP3_128 MGTHTXP3_224 AD36 W 35 MGTHTXP3_126 MGTHTXN3_127 MGTHTXN3_128 MGTHTXN3_224 AD37 MGTHTXN3_126 MGTHTXP2_127 MGTHTXP2_128 MGTHTXP2_224 AE34 MGTHTXP2_126 MGTHTXN2_127 MGTHTXN2_128 MGTHTXN2_224 AE35 MGTHTXN2_126 AA34 MGTHTXP1_127 MGTHTXP1_128 MGTHTXP1_224 AG34 AA35 MGTHTXP1_126 MGTHTXN1_127 MGTHTXN1_128 MGTHTXN1_224 AG35 MGTHTXN1_126 AC34 AW 8 MGTHTXP0_127...
  • Page 28 VCC_3V3 C3017 R4829 R4828 R4827 0.1uF 4.7K 4.7K 4.7K R4830 4.7K U461 QSPI0_IO3 FPGA_CCLK DQ3/HOLD# QSPI0_IO0 RESET# DNU14 DNU4 DNU13 DNU5 DNU12 DNU6 DNU11 QSPI0_CS_B QSPI0_IO1 QSPI0_IO2 W #/DQ2 MT25QL256ABA VCC_3V3 C3018 R4831 R4832 R4833 0.1uF 4.7K 4.7K 4.7K R4834 4.7K U462 QSPI1_IO3...
  • Page 29 DDR_A0 DDR_A0 DDR3_A0 DDR3_A0 DDR_A1 DDR_A1 DDR3_A1 DDR3_A1 DDR_A2 DDR_A2 DDR3_A2 DDR3_DQ0 DDR3_A2 DDR3_DQ16 DDR3_A3 DDR3_DQ1 DDR3_A3 DDR3_DQ17 DDR3_A4 DDR3_DQ2 DDR3_A4 DDR3_DQ18 DDR3_A5 DDR3_DQ3 DDR3_A5 DDR3_DQ19 DDR3_A6 DDR3_DQ4 DDR3_A6 DDR3_DQ20 DDR_A7 DDR_A7 DDR3_A7 DDR3_DQ5 DDR3_A7 DDR3_DQ21 DDR_A8 DDR_A8 DDR3_A8 DDR3_DQ6 DDR3_A8 DDR3_DQ22 DDR_A9...
  • Page 30 U429 U430 DDR_A0 DDR_A0 DDR3_A0 DDR3_A0 DDR_A1 DDR_A1 DDR3_A1 DDR3_A1 DDR_A2 DDR_A2 DDR3_A2 DDR3_DQ32 DDR3_A2 DDR3_DQ48 DDR3_A3 DDR3_DQ33 DDR3_A3 DDR3_DQ49 DDR3_A4 DDR3_DQ34 DDR3_A4 DDR3_DQ50 DDR3_A5 DDR3_DQ35 DDR3_A5 DDR3_DQ51 DDR3_A6 DDR3_DQ36 DDR3_A6 DDR3_DQ52 DDR_A7 DDR_A7 DDR3_A7 DDR3_DQ37 DDR3_A7 DDR3_DQ53 DDR_A8 DDR_A8 DDR3_A8 DDR3_DQ38 DDR3_A8...
  • Page 31 VDDR_0V675 R278 R279 R280 R281 R282 R283 R284 R285 R4133 R286 R4135 R4134 R4136 R292 R4137 R293 R4140 R4138 R4139 R4141 R4482 R4132 R299 R300 40.2 40.2 40.2 40.2 40.2 40.2 40.2 40.2 40.2 40.2 40.2 40.2 40.2 40.2 40.2 40.2 40.2 40.2...
  • Page 32 VCC_2V5 Place Terminations C2498 C2497 C2496 C2495 0.01uF 0.01uF 0.01uF 0.01uF Close to 88E1111 R4277 R4275 R4273 R4271 49.9 49.9 49.9 49.9 R4420 R4421 U431 49.9 49.9 49.9 49.9 ETH0_AVDD VCC_2V5 If 125MHz clock is unused on FPGA, disable this in ethernet PHY 4.7K 4.7K R4278...
  • Page 33 5V Power Input Reverse Polarity Inrush Limiting Protection (10% to 90% ~30 ms) JTAG and FPGA Configuration SI7137DP-T1-GE3 SI7137DP-T1-GE3 VCC_5V_HK VCC_5V_EXT VCC_5V_RP JACK TP117 C2905 R4835 R4837 C2904 C2903 C2901 C2902 FPGA_PROG_B 330UF 24.9K 330UF 330UF 22UF 22UF JACK TP118 R629 FPGA_JTAG_TMS R630...
  • Page 34: Bill Of Materials

    ISLKU060DEMO1Z Reference Manual Bill of Materials Reference Designator Description Manufacturer Manufacturer Part PWB-PCB, Imagineering ISLKU060DEMO1ZREVAPCB ISLKU060DEMO1Z, REVA, ROHS C2765, C2777, C2785, CAP, SMD, 0402, 100pF, Kemet C0402C101K4GACTU C3041 16V, 10%, C0G/NP0, ROHS C205, C2576, C2578, CAP-AEC-Q200, SMD, Kemet C0402C102J5GACAUTO C2911, C2935...
  • Page 35 ISLKU060DEMO1Z Reference Manual Reference Designator Description Manufacturer Manufacturer Part C2952 CAP-AEC-Q200, SMD, Kemet C0402C473K3RACAUTO 0402, 0.047µF, 25V, 10%, X7R, ROHS C2577 CAP-AEC-Q200, SMD, Kemet C0402C681K5RACAUTO 0402, 680pF, 50V, 10%, X7R, ROHS C2912, C2914, C2933, CAP-AEC-Q200, SMD, Kemet C0402C682K5RACAUTO C2937 0402, 6800pF, 50V, 10%,...
  • Page 36 ISLKU060DEMO1Z Reference Manual Reference Designator Description Manufacturer Manufacturer Part C412, C2373, C2374, CAP-AEC-Q200, SMD, Kemet C1210C226K8RACAUTO C2527, C2528, C2530, 1210, 22µF, 10V, 10%, X7R, C2531, C2532, C2533, ROHS C2534, C2535, C2536, C2538, C2541, C2597, C2598, C2711, C2712, C2713, C2741, C2742,...
  • Page 37 ISLKU060DEMO1Z Reference Manual Reference Designator Description Manufacturer Manufacturer Part J7, J8, J9, J10 CONN-HEADER, 1x2, Wurth Elektronik 61300211121 2.54mmCENTER, 0.236X0.118in., ROHS CONN-HEADER, 1x6, Wurth Elektronik 61300611121 BREAKAWAY, 2.54mmPITCH, 0.236inx0.118in, ROHS CONN-MODULAR, Halo Electronics HFJ11-1G11E-L12RL FEMALE JACK, ETHERNET, RJ45, TH, 1PORT, R/A, ROHS...
  • Page 38 ISLKU060DEMO1Z Reference Manual Reference Designator Description Manufacturer Manufacturer Part U38, U39, U40, U466 IC-RADHARD, CMOS 3A Renesas ISL75051ASEHFE/PROTO *Sub LDO REGULATOR, 18P, Electronics ISL75051ASEHFE/MS CFP, ROHS America U461, U462 IC-AEC-Q100, NOR FLASH Micron MT25QL256ABA8ESF-0AAT MEMORY, 256Mb, SMD, Technology 16P, SOP2, ROHS...
  • Page 39 ISLKU060DEMO1Z Reference Manual Reference Designator Description Manufacturer Manufacturer Part R4819 RES-AEC-Q200, SMD, Panasonic ERA-2VRW1501X 0402, 1.5K, 1/10W, 0.5%, THINFILM, ROHS R620, R621, R622, RES-AEC-Q200, SMD, Panasonic ERJ-2GE0R00X R629, R630, R631, 0402, 0Ω, 1/10W, ROHS R632, R633, R634, R4194, R4195, R4196,...
  • Page 40 ISLKU060DEMO1Z Reference Manual Reference Designator Description Manufacturer Manufacturer Part R4709 RES-AEC-Q200, SMD, Panasonic ERJ-2RKF1800X 0402, 180Ω, 1/10W, 1%, TF, ROHS R210, R211, R214, RES-AEC-Q200, SMD, Panasonic ERJ-2RKF2400X R215, R4142, R4143, 0402, 240Ω, 1/10W, 1%, TF, R4218, R4219, R4220, ROHS R4221, R4282, R4463,...
  • Page 41 ISLKU060DEMO1Z Reference Manual Reference Designator Description Manufacturer Manufacturer Part R4809, R4810 RES-AEC-Q200, SMD, Panasonic ERJ-2RKF5901X 0402, 5.9K, 1/10W, 1%, TF, ROHS R23, R4113, R4114, RES-AEC-Q200, SMD, Panasonic ERJ-PA2F10R0X R4759, R4783, R4837 0402, 10Ω, 1/5W, 1%, TF, ROHS R2701, R4866, R4867,...
  • Page 42: Ordering Information

    ISLKU060DEMO1Z Reference Manual Ordering Information Part Number Description ISLKU060DEMO1Z Rad Hard Power Management KU060 Reference Design Revision History Revision Date Description 1.00 Oct 15, 2021 Initial release R34UZ0004EU0100 Rev.1.00 Page 42 Oct 15, 2021...
  • Page 43 IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

Table of Contents