Summary of Contents for Lattice Semiconductor CrossLink-NX
Page 1
CrossLink-NX PCIe Bridge Board Multifunction Demo User Guide FPGA-UG-02150-1.0 February 2022...
Page 2
The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.
Lattice Nexus FPGA platform using low power 28 nm FDSOI technology. The board can expand the usability of the CrossLink-NX FPGA with 2.5 Gbps Hardened MIPI D-PHY, 5 Gbps PCIe, 1.5 Gbps programmable I/O, DDR3, USB 3.0, Ethernet, and SGMII. Board resources such as jumpers, LED indicators, push buttons, and switches are available for user-defined applications.
CrossLink-NX PCIe Bridge Board Multifunction Demo User Guide 3. Setting Up the Demo 3.1. Hardware Setup This section covers the steps in programming the demo to the SPI memory of the CrossLink-NX PCIe Bridge Board. 3.1.1. Jumper Configuration Install the jumpers listed in Table 3.1.
‘Addr’ and press the ‘Read’ button. The ‘Value’ text box will be updated to show the data read from the specified address. For the Crosslink-NX PCIe Bridge Board, the PHY is the DP83867 Ethernet Phy, and address 0x0 contains the default value of 0x1140 which should appear after clicking ‘Read’.
CrossLink-NX PCIe Bridge Board Multifunction Demo User Guide 6. Importing and Building the FPGA Demonstration The package includes the PCIe IP, .bit file, and synthesis projects using Lattice Radiant Software for the CrossLink-NX PCIe Bridge board. 6.1. Hardware Directory Structure The Hardware folder inside the package contains the following subfolders.
Need help?
Do you have a question about the CrossLink-NX and is the answer not in the manual?
Questions and answers