Uart Interface - Quectel UMTS Series Hardware Design

Hide thumbs Also See for UMTS Series:
Table of Contents

Advertisement

4.5. UART Interface

The module provides two UART interfaces: the main UART interface and the debug UART interface. The
following shows their features.
The main UART interface supports 4800 bps, 9600 bps, 19200 bps, 38400 bps, 57600 bps, 115200
bps, 230400 bps, 460800 bps, 921600 bps baud rates, and the baud rate is 115200 bps by default.
This interface is used for data transmission and AT command communication. Also, it supports RTS
and CTS hardware flow control.
The debug UART interface supports 115200 bps baud rate. It is used for the output of partial logs.
Table 17: Pin Definition of Main UART Interface
Pin Name
MAIN_RI
MAIN_DCD
MAIN_CTS
MAIN_RTS
MAIN_DTR
MAIN_RXD
MAIN_TXD
Table 18: Pin Definition of Debug UART Interface
Pin Name
DBG_RXD
DBG_TXD
The module provides a 1.8 V UART interface. A level translator should be used if the application is
equipped with a 3.3 V UART interface. A level translator TXS0108EPWR provided by Texas Instruments
is recommended. The following figure shows a reference design.
UC200A-GL_Hardware_Design
Pin No. I/O
Description
62
DO
Main UART ring indication
63
DO
Main UART data carrier detect
DTE clear to send signal from
64
DO
DCE (Connect to DTE's CTS)
DTE request to send signal to
65
DI
DCE (Connect to DTE's RTS)
66
DI
Main UART data terminal ready
68
DI
Main UART receive
67
DO
Main UART transmit
Pin No.
I/O
11
DI
12
DO
Description
Debug UART transmit
Debug UART receive
UMTS/HSPA+ Module Series
Comment
1.8 V power domain.
If unused, keep it open.
Comment
1.8 V power domain.
If unused, keep it open.
42 / 78

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hspa+ seriesUc200a-gl

Table of Contents