Table of Contents
Advertisement
P O W E R
While the POST screen is displayed, all self-tests are performed.
If the front panel fails to establish communications with the controller, the panel will report a
communications failure.
POST failure is reported as follows:
P O S
During POST the microprocessor controller performs tests that check the integrity of the
microprocessor controller hardware, software, and CHPA subsystems. Each test is assigned a
number for troubleshooting purposes. In the event of a POST Fault, the fault will be indicated.
(See Appendix B Table B-13.) At the successful completion of the POST, the CHPA will
automatically enter the HTD state.
5.7 Heater Time Delay (HTD) State
Following the POST, if no fault was detected, the unit will automatically enter HTD.
The display shows these features: Local mode, time in 12-hour format, Heater Time Delay
countdown, Beam On (XMIT) selected upon conclusion of HTD, and default meters.
L O C A L
H T D
2
:
H L X
0
.
A T T E N U A T O R
D
.01023245 R
.L
OC
EV
C P I
6
0
0
/ 7
O N
T E S
C P I
6
0
0
/ 7
T
F
A U L T
A / D
C A L I
3
9
X M I
0
0
K V
THIS DOCUMENT IS THE PROPERTY OF COMMUNICATIONS & POWER INDUSTRIES.
REPRODUCTION OR RELEASE WITHOUT EXPRESS PERMISSION IS STRICTLY PROHIBITED
S
A T C O M
0
0
C H P A
S
E L F
T I
N G
S
A T C O M
0
0
C H P A
T E S
B R A T I
T
S
E L E C T
CHPA SERIES
T E S
T
T # 1
O N
5
:
3
0
.
0
1
0
.
0
0
P
m A
d B
5-5
Advertisement
Table of Contents
