HP 8562E Service Manual page 310

Table 8-13. Control Word at Primary Address (U3 and U4) (continued)
Bit
Mnemonic
LREADMEM
Bit 10
LREADADDR
Bit 11
LRATELATCH
Bit 12
LRLSHSWP
Bit 13
LLOADTRIG
Bit 14
LPEAK
Bit 15
Refer to function block B of the Al6 fast ADC assembly schematic diagram in the
HP 8560 E-Series Spectrum Analyzer Component Level Information.
The reference clock circuitry takes the 8 MHz CMOS square wave clock from the A2 controller
assembly (via W59, coax 839) and triples the frequency to 24 MHz. Inverters U5A and U5B
provide the proper match for the 8 MHz clock input, and also the desired drive level into the
24 MHz bandpass filter. The 24 MHz bandpass filter consists of R5, C8, Ll, C9, ClO, L2,
24 MHz clock to produce CMOS levels, and also buffer the 24 MHz clock output.
8-38 ADC/lnterface Section
State
Enables read FADC memory.
Read FADC memory disabled.
Read FADC memory enabled.
Enables read trigger address latch.
"Reads" from trigger address latch disabled.
"Reads" from trigger address latch enabled.
Enables load sample rate latch.
"Writes" to the sample rate latch are disabled.
"Writes" to the sample
Releases HSWP strobe.
Release HSWP strobe disabled.
Release HSWP strobe enabled.
Enables load video trigger level.
Load digital video trigger level disabled.
Load digital video trigger level enabled.
Peak/pit detection mode control.
Enables pit (negative-peak) detection mode if LSAMPLE
(Bit 4) is also high.
Enables peak detection mode if LSAMPLE (Bit 4) is high.
Description
rate latch are enabled.