Cpu And Peripheral Circuits - Alinco DR-135 Service Manual

Hide thumbs Also See for DR-135:
Table of Contents

Advertisement

6. VCO Shift Circuit

4) CPU and Peripheral Circuits

1. LCD Display Circuit
2. Dimmer Circuit
3. Reset and Backup
4. S(Signal) Meter Circuit
5. DTMF Encoder
6. Tone Encoder
7. DCS Encoder
6
During transmission or the AIR band Reception (118 ~ 136 MHz), the VCO
shift circuit turns ON Q138, change control the capacitance of L123 and safely
oscillates the VCO by means of H signal from pin 16 of IC116.)
The CPU turns ON the LCD via segment and common terminals with 1/4 the
duty and 1/3 the bias, at the frame frequency is 64Hz.
The dimmer circuit makes the output of pin 13 of CPU (IC1) into "H" level at set
mode, so that Q9 and Q3 will turn ON to make the lamp control resistor R84
short and make its illumination bright. But on the other hand, if the dimmer
circuit makes pin 13 into "L" level, Q9 and Q3 will turn OFF, R84's illumination
will become dimmer as its hang on voltage falls down in the working LED (D11,
D2, D5, D3 and D6).
When the power form the DC cable increases from Circuits 0 V to 2.5 or more,
"H" level reset signal is output form the reset IC (IC4) to pin 33 of the CPU
(IC1), causing the CPU to reset. The reset signal, however, waits at 100, and
does not enter the CPU until the CPU clock (X1) has stabilized.
The DC potential of pin 16 of IC106 is input to pin 1 of the CPU (IC1), converted
from an analog to a digital signal, and displayed as the S-meter signal on the
LCD.
The CPU (IC1) is equipped with an internal DTMF encoder. The DTMF signal
is output from pin 10, through R35, R34 and R261 (for level adjustment), and
then through the microphone amplifier (IC114:A), and is sent to the varicap of
the VCO for modulation. At the same time, the monitoring tone passes through
the AF circuit and is output form the speaker.
The CPU (IC1) is equipped with an internal tone encoder.The tone signal (67.0
to 250.3Hz) is output from pin 9 of the CPU to the varicap (D122 and D123) of
the VCO for modulation.
The CPU (IC1) is equipped with an internal DCS code encoder. The code (023
to 754) is output from pin 9 of the CPU to the varicap (D124) of the PLL refer-
ence oscillator. When DCS is ON, DCS MUTE circuit (Q126-ON, Q133-ON,
Q132-OFF) works. The modulation activates in X103 side only.

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dr-135tDr-135eDr-135ta

Table of Contents