Rising-Edge Detection Registers (Ports 0-2) - National Instruments 6527 Series Programmer's Manual

Register-level
Hide thumbs Also See for 6527 Series:
Table of Contents

Advertisement

Chapter 2
Register Map and Descriptions
Rising-Edge Detection Registers (Ports 0–2)
These registers enable edge detection interrupts for rising edges on selected lines of input
ports. To generate interrupts you must also set the EdgeInt bit in the Master Interrupt Control
Register.
Address Offsets:
Type:
Size:
Bit Map:
7
6
Rise.7
Rise.6
Bit
7–0
6527 Register-Level Programmer Manual
18 (hex) for Port 0
19 (hex) for Port 1
1A (hex) for Port 2
Read and write
8-bit
5
4
Rise.5
Rise.4
Name
Description
Rise.<7..0>
Rising-Edge Detection enables—Each bit enables
interrupt generation on rising edges of the corresponding
input line.
1 = Rising-edge detection enabled
0 = Rising-edge detection disabled
3
2
Rise.3
Rise.2
2-12
1
0
Rise.1
Rise.0
ni.com

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pci-6527Pxi-6527

Table of Contents