1. Manuals
  2. Brands
  3. Cypress Manuals
  4. Industrial Equipment
  5. CY8CPROTO-062S3-4343W
  6. Manual

Cypress CY8CPROTO-062S3-4343W Manual

Psoc 62s3 wi-fi bt prototyping kit
Hide thumbs Also See for CY8CPROTO-062S3-4343W:
Table of Contents

Advertisement

Quick Links

Download this manual
CY8CPROTO-062S3-4343W
PSoC 62S3 Wi-Fi BT Prototyping Kit Guide
Doc. # 002-28070 Rev. *A
Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709
Phone (USA): 800.858.1810
Phone (Intnl): +1.408.943.2600
www.cypress.com

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CY8CPROTO-062S3-4343W and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Cypress CY8CPROTO-062S3-4343W

Summary of Contents for Cypress CY8CPROTO-062S3-4343W

  • Page 1 CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide Doc. # 002-28070 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): +1.408.943.2600 www.cypress.com...
  • Page 2 High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device.

  • Page 3: Table Of Contents

    3.2.5 Expansion Connectors ...................35 3.2.6 CapSense Circuit ...................36 3.2.7 LEDs ......................36 3.2.8 Push Buttons....................37 3.2.9 Cypress Quad SPI NOR Flash...............37 Bill of Materials ......................37 Frequently Asked Questions..................38 Revision History CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 4: Safety And Regulatory Compliance Information

    The end-of-life cycle for this kit is five years from the date of manufacture mentioned on the back of the box. Contact your nearest recycler to discard the kit. CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 5 Handling Boards CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit is sensitive to ESD. Hold the board only by its edges. After removing the board from its box, place it on a grounded, static-free surface.
  • Page 6 Canada pour un environnement non contrôlé. Cet équipement doit être installé et utilisé avec un minimum de 20cm de distance entre le dispositif et l'utilisateur ou des tiers. Contains IC: 772C-LB1DX CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 7 Japan (TELEC) This product has built-in specified radio equipment which authorized “Japan Radio Certification” (certification number: 001-P00840) based on type approval system. Manufactured by Murata Manufacturing 001-P00840 CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 8: Introduction

    You can use ModusToolbox™ to develop and debug your PSoC 6 MCU projects. ModusToolbox software is a set of tools that enable you to integrate Cypress devices into your existing development methodology. Application development using PSoC 62S3 Wi-Fi BT Kit is also supported in other development environments such as Mbed OS.

  • Page 9: Kit Contents

    Quick Start Guide ■ Figure 1-1. Kit Contents Inspect the contents of the kit; if you find any part missing, contact your nearest Cypress sales office for help: www.cypress.com/support. CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 10: Getting Started

    PSoC 6 MCU and create your own design. These examples are available in various development ecosystems such as ModusToolbox IDE, Mbed OS, etc. Visit Cypress’s code example page to access examples for the following development ecosystems: ModusToolbox based examples ❐...

  • Page 11: Board Details

    P6_2 P6_VDD P5_7 P5_6 P6_VDD VTRAG KP_VBUS WL_IO_1 XRES VTARG P6_7 I2C_SCL VDDIO_WL P6_6 I2C_SDA P5_1 B_RTS P5_0 B_CTS P10_1 B_RX P10_0 VTRAG B_TX RESET SWDCLK SWDIO CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 12 Connected to KitProg3 UART RX pin. P10[1] UART TX GPIO Remove R64 to disconnect from KitProg3. Populate R29 to connect to KitProg3 P10[2] GPIO UART RTS UART CTS. CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 13 – KitProg3, remove R29 (if loaded) and MCU) populate R24 BT_I2S_WS I2S Word Select – – BT_I2S_CLK I2S Clock – – BT_I2S_DI I2S Data Input – – CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 14: Additional Learning Resources

    Click the File icon and then click Open. Displays an equation: Times New Roman 2 + 2 = 4 Text in gray boxes Describes cautions or unique functionality of the product. CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 15: Acronyms

    Software Development Kit SMIF Serial Memory Interface Serial Peripheral Interface SRAM Serial Random Access Memory Serial Wire Debug UART Universal Asynchronous Receiver Transmitter Universal Serial Bus Watch Crystal Oscillator CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 16: Kit Operation

    High Speed I/O Matrix, Smart I/O, Boundary Scan Active/Sleep 2x Smart IO LowePowerActive/Sleep DeepSleep 16x GPIO w. AMUX Bus, 2X GPIO OVT, 46x GPIO Hibernate IO Subsystem Backup CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 17 CMOD 32KHz Cypress  CYW4343W  PSoC 6 MCU 1DX Module RF  35 I/Os Matching Carrier  UMC  Network Module  13 I/Os XRES Connector Footprint  (0.8mm  3.3V 3.6V VDDUSB castellated pads) VBAT 1.8~3.3V 1.8~3.3V VDDx, VDDIOx VDDIO CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 18 This button also provides a wake-up source from low-power modes of the device. In addition, this button can be used to activate the regulator control output from PSoC 6 MCU. CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 19 18. System Power selection jumper (J3): This switch is used to select the PSoC 6 MCU’s supply voltage (P6_VDD) between 1.8 V and 3.3 V. 19. Cypress 512-Mbit serial NOR flash memory (S25FL512S, U1): The S25HL512T NOR flash of 512Mbit capacity is connected to the Quad SPI interface of the PSoC 6 MCU. The NOR device can be used for both data and code memory with execute-in-place (XIP) support and encryption.

  • Page 20: Kitprog3: On-Board Programmer/Debugger

    The PSoC 62S3 Wi-Fi BT Prototyping Board can be programmed and debugged using the onboard KitProg3. KitProg3 is an onboard programmer/debugger with USB-UART and USB-I2C. Mass Storage programming is supported in DAPLink mode. A Cypress PSoC 5LP device is used to implement KitProg3 functionality. For more details on the KitProg3 functionality, see the...
  • Page 21 2-8. If desired, you can change the application name in this window. Figure 2-8. New Application Creation: Select Starter Application d. Click Finish in the Summary window, as shown in Figure 2-9. Figure 2-9. New Application Creation: Summary CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 22 <App_Name> Debug (KitProg3) configuration as shown in Figure 2-11. Note that Debug operation would perform a build operation followed by program operation and finally the debug operation. Figure 2-11. Debugging in ModusToolbox CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 23 6. Press the Enter key again. Confirm that the kit LED resumes blinking at 1 Hz. The message displayed on the terminal is updated to “LED blinking resumed”. You can repeat Steps 5 and 6 indefinitely. CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 24: Usb-Uart Bridge

    50 kHz, 100 kHz, 400 kHz, and 1 MHz. For more details on the KitProg3 USB-I2C functionality, see the KitProg3 User Guide. Figure 2-14. I2C Connection between KitProg3 and PSoC 6 MCU CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 25: Hardware

    VDDD VDDIO2 VDDA_CSD VDDIO_1 VBACKUP VDDUSB VDDD VDDIO_2 VDD_NS VCCD VBACKUP VDDUSB VREF VBUCK VDD_NS VCCD 2.2uH VREF VIND1 4.7uF 6.3V CY 8C6245LQI-S3D72 VBUCK VCCD 0 OHM CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 26 6.3V 6.3V 6.3V VDDA VDDUSB VDD_NS VREF VCCD 10uF 0.1uF 0.1uF 0.1uF 10uF 0.1uF 6.3V 6.3V 6.3V 6.3V Reset VDDD 4.7K XRES_L CMOD 0.1uF P7_7 2.2nF CMOD CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 27 VDDUSB VDD_RFSW ANT0 VBAT 0 OHM Note: VDDUSB is used as this is the only fix ed 3.3V rail 0 OHM VBAT is prov ided as optional CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 28 P9_3 BT_UART_RTS Remove these r esistor s to isolate Remove these r esistor s to isolate PSoC 6 fr om castellated pads CYW4343W fr om castellated pads CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 29: Psoc 5Lp Based Kitprog3 (U2)

    P5LP1_2 I2C_SCL P1[3] P12[0] P5LP1_4 P1[4] P3[7] P1[5] P3[6] P5LP_VDD VDDIO1 VDDIO3 P5LP_VDD P5LP_VDD P5LP_VCCD P5LP1_6 USB_V_SENSE VTARG_MEAS UART_TX Del-Sig Bypass UART_RX Capacitor KP_DP 1.0 uF KP_DM CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 30: Serial Interconnection Between Psoc 5Lp And Psoc 6 Mcu

    USB-UART bridge and GND to the corresponding ground pin of the external USB-UART bridge. This is to ensure proper level translation between the external USB-UART bridge and the CYW4343W. CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 31: Power Supply System

    2.5V 0ohm 4.7uF 0.1uF 4.7uF 383K 180K AP7365-WG-7 0ohm No Load 57.6K Note: If load of 600mA is applied to VCC_3V3 voltage will drop below 3.2V CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 32 57.6K 4.7uF AP7365-WG-7 46.4K 0.1uF System Voltage Selection Header VOUT VCC_3V3 1.8V VCC_1V8 3.3V TSW-103-08-F-S-RA Reverse Voltage Protection VOUT VTARG No Load 0ohm 0.1uF SiP32408 No Load CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 33 VDDIO_WL VDDD_MCU VDDIO_WL VDDIO0 VCCD VDDIO0_MCU VCCD_MCU VDDIO1 No Load VDDIO1_MCU VDDIO2 VDDIO2_MCU VDD_NS VDD_NS_MCU VBACKUP GND_1 GND_2 VBACKUP_MCU GND_3 GND_4 VDD_USB GND_5 GND_6 VDDUSB_MCU GND_7 Carrier_Module CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...
  • Page 34 Min (V) Max (V) VCC_3V6 VBAT_WL VBAT_WL 3.6V VDDIO2, VTARG VDDIO_WL 1.8V, 3.3V VDDIO_WL VDDD, VDDIO0, VDDIO1, VDDA, VTARG P6_VDD 1.8V, 3.3V VDD_NS, VBACKUP VCC_3V3 VDD_USB VDD_USB 3.3V CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 35: Expansion Connectors

    Figure 3-8. Schematics of PSoC 5LP GPIO Headers (J6 and J7) KitProg3 I/O Connectors UART_RTS UART_CTS UART_RX UART_TX CON 5x1 No Load P5LP_VDD VTARG I2C_SCL I2C_SDA CON 5x1 No Load CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 36: Capsense Circuit

    Module Power LED 2.2K LED1 AMBER LED 2.2K LED3 AMBER LED KitProg3 Status LED User LED P6_VDD P5LP1_4 2.2K LED2 AMBER LED LED4 RED LED 330ohm R_LED_L CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

  • Page 37: Push Buttons

    3.2.9 Cypress Quad SPI NOR Flash The PSoC 62S3 Wi-Fi BT Prototyping Board has a Cypress NOR flash memory (S25FL512SAGM- FIR10) of 512 Mbit capacity. The NOR Flash is connected to the Quad SPI interface of the PSoC 6 MCU. The NOR device can be used for both data and code memory with execute-in-place (XIP) support and encryption.

  • Page 38: Frequently Asked Questions

    Ensure that target device used in the IDE application is CY8C6245LQI-S3D72. 5. Does the kit get powered when I power the kit from another Cypress kit through the J9 header? Yes, VIN pin on J9 header is a supply input/output pin and can take up to 5.5V.

  • Page 39: Revision History

    Updated “Current Measurement Headers” on page 33 (Updated Figure 3-6 (Updated caption only); updated Table 3-1). Updated “Frequently Asked Questions” on page Updated description. Updated Table 3-2. CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Guide, Doc. # 002-28070 Rev. *A...

Table of Contents