Board Layout
5
Board Layout
Figure 1
to
Figure 3
4
TPS7A8300EVM-209 Evaluation Module
illustrate the PCB layout for this EVM.
Figure 1. Assembly Layer
Figure 2. Top Layer Routing
Copyright © 2013, Texas Instruments Incorporated
www.ti.com
SLVU919 – June 2013
Submit Documentation Feedback
Need help?
Do you have a question about the TPS7A8300EVM-209 and is the answer not in the manual?