Description Of Major Ics - JVC RX-DP10VBK Service Manual

Audio/video control receiver
Hide thumbs Also See for RX-DP10VBK:
Table of Contents

Advertisement

RX-DP10VBK/RX-DP10VSL
RX-DP10RSL

Description of major ICs

AK4112 (IC673) : Digital audio receiver
1.Pin layout
DVDD
DVSS
TVDD
V/TX
XTI
XTO
PDN
R
AVDD
AVSS
RX1
RX2/DIF0
RX3/DIF1
RX4/DIF2
2.Pin function
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Note 1: All input pins except internal pull-down pins should not be left floating.
1-16
28
1
CM0/CDTO
2
27
CM1/CDT1
3
26
OCKS1/CCLK
4
25
OCKS0/CSN
5
24
MCKO1
6
23
MCKO2
7
22
DAUX
8
21
BICK
20
9
SDTO
10
19
LRCK
11
18
ERF
12
17
FS96
13
16
P/SN
14
15
AUTO
Symbol
I/O
DVDD
-
Digital Power Supply Pin, 3.3V
DVSS
-
Digital Ground Pin
TVDD
-
Input Buffer Power Supply Pin, 3.3V or 5V
V
O
Validity Flag Output Pin in Parallel Mode
TX
O
Transmit channel (through data) Output Pin in Serial Mode
XTI
I
X'tal Input Pin
XTO
O
X'tal Output Pin
PDN
I
Power-Down Mode PIn
R
-
External Resistor Pin
AVDD
-
Analog Power Supply Pin
AVSS
-
Analog Ground Pin
RX1
I
Receiver Channel 1
DIF0
I
Audio Data Interface Format 0Pin in Parallel Mode
RX2
I
Receiver Channel 2 in Serial Mode
DIF1
I
Audio Data Interface Format 1 Pin in Parallel Mode
RX3
I
Receiver Channel 3 in Serial Mode
DIF2
I
Audio Data Interface Format 2 Pin in Parallel Mode
RX4
I
Receiver Channel 4 in Serial Mode
AUTO
O
Non-PCM Detect Pin
P/S
I
Parallel/Serial Select Pin
FS96
O
96kHz Sampling Detect Pin
ERF
O
Unlock & Parity Error Output Pin
LRCK
I/O
Output Channel Clock Pin
SDTO
O
Audio Serial Data Output Pin
BICK
I/O
Audio Serial Data Clock Pin
DAUX
I
Auxiliary Audio Data Input Pin
MCK02
O
Master Clock #2 Output Pin
MCK01
O
Master Clock #1 Output Pin
OCKS0
I
Output Clock Select 0 Pin in Parallel Mode
CSN
I
Chip Select Pin in Serial Mode
OCKS1
I
Output Clock Select 1 Pin in Parallel Mode
CCLK
I
Control Data Clock Pin in Serial Mode
CM1
I
Master Clock Operation Mode Pin0 in Parallel Mode
CDTI
I
Control Data Input Pin in Serial Mode
CM0
I
Master Clock Operation Mode Pin1 in Parallel Mode
CDTO
O
Control Data Output Pin in Serial Mode
Function
When "L", the AK4112A is powered-down and reset.
18k
+/-1% resistor to AVSS externally.
This channel is selected in Parallel Mode or default of Serial Mode.
"L": No detect, "H": Detect
"L": Serial Mode, "H": Parallel Mode
(RX Mode) "H": fs=88.2kHz or more, "L": fs=54kHz or less.
(X'tal Mode) "H": XFS96=1, "L": XFS96=0.
"L": No Error, "H": Error

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rx-dp10rslRx-dp10vsl

Table of Contents