Block Diagram Video - Philips 32PF9968/10 Service Manual

Chassis lc4.8l
Hide thumbs Also See for 32PF9968/10:
Table of Contents

Advertisement

Block Diagrams, Test Point Overviews, and Waveforms

Block Diagram Video

VIDEO
B1
TUNER & VIF
B2
HERCULES
+5SW_a
7217
+VTUN
TDA15011H
1102
RF
UV1338/A
9
6
7
2106
1104
IN
11
IF-TER
7
VIF1
2
24
TUNER
8
VIF2
25
3
45MHZ75
4
5
1
3104
AC
AGC
RF_AGC
31
Detect
DC
29
30
B23
CINCH ANALOGUE IO
7R57
1R02
2
14
1
1
B17
3
12
5
4
15
2
13
B17
SC2|AV2_SIDE_SW
9
B7
7R12
EF
4R12
4206
1R07
4R68
1R06
4R70
4R69
B17
D
SIDE AV
SIDE
CONNECTIONS
1002
(1302)
1M36
1K04
(1K01)
(1304)
FRONT_YCVBS_IN
2
2
FRONT_YCVBS_IN
B23
FRONT_C_IN
4
4
FRONT_C_IN
B23
1001
(1301)
1
3
SVHS
5
4
2
( ) ONLY FOR 32"
( ) ONLY FOR 32"
LC4.8L LA
Sound
CVBS1
RGB Matrix
Traps
Blue & Black
Strech
Gamma Corr.
HERCULES
Video
Switch
+
Control
Skin Tone
c
SAT
U/V Tint
Saturation
QSS/FM
QSS Mixer
AM Demod. AM
YUV
Dig. 2H/4H
SCAVEM
Peaking
Vertical &
Combfilter
on text
SCAVEM
Yint
East-West
cvbs/y
Y Delay Adj.
U/V Delay
59
Geometry
7206
YUV in/out
64
Chroma
Sync Sep
Uint
PAL/NTSC/
H/V
H-OSC
SECAM
51
H-Shift
Decoder &
H-Drive
52
Vint
Baseband
Delay
58
RGB/Pr Pb Insert
48
YUV Interface
55
43
B13
77
78
79
80
74
75
76
70
71
72
N.C.
B13
B13
INTF_V_OUT
INTF_U_OUT
INTF_Y_OUT
B22
CONNECTOR
HDMI
CONNECTOR
6.
19
B13
MUX-SYNC INTERFACE
85
RO
7E01
GO
86
SC1_R_CVI_Pr_IN
25
B13
BO
87
SC1_G_CVI_Y_IN
1
B13
SC1_B_CVI_Pb_IN
5
B13
B3
SYNC INTERFACE
7E02
BINA|Pb
11
B22
GINA|YINA
15
7436-2
B22
VDRB
VSYNC
Vsync_SDTV
22
3
4
B13
RINA|Pr
1
B22
7E03
Vsync_SDTV
1
B3
7436-1
V_PC
2
B22
HOUT
HOUT
Hsync_SDTV
67
1
3
B13
H_PC
12
B22
Hsync_SDTV
13
B3
B10
B18
ADC
B19
7L04
MST9883C
30
31
7L01
EF
54
COL_Di(1-7)
7L03
A/D
CONV.
EF
43
7L02
COL_YA(1-8)
EF
48
56
SCL
57
SDA
7E00
13
DIGITAL IO
B23
1
B23
3
B23
1Q01
5Q01
1
B13
RINA|Pr
BINA|Pb
12
5Q06
GINA|YINA
GINA|YINA
2
B13
2
5Q11
3
RINA|Pr
B13
BINA|Pb
5
5Q21
13
H_PC
B13
5Q23
14
V_PC
B13
12
SDA_VGA
15
SCL_VGA
H_HDMI
VGA
V_HDMI
B12
HDMI
7D03
SII9993CTG100
1Q03
1
97
RX2+
33
2
34
3
RX2-
96
4
RX1+
92
HDMI
5
PANELLINK
6
RX1-
91
RECEIVER
7
RX0+
87
8
9
RX0-
86
10
RXC+
84
11
12
RXC-
83
19
7Q01
HDM1_HOTPLUG_RESET
B7
B7
SCALER
B11
7801
GM1501
SOG
OCMDATA
C3
EXTERNAL
ROM
INTERFACE
17
R_PR-ADC
R_PR+
D2
OCMADDR
14
G_Y-ADC
G_Y+
C2
B_PB-ADC
11
B_PB+
B2
9
ANALOG
INPUT
NVM_WP_SCALER
PORT
SCALER
12
14
2
PC_HD_DET
19
B7
B9
B20
SCALER
7E04
15
5
8
AVSYNC
L3
AHSYNC
14
1
4
L4
GRAPHIC
ZOOM
10,11
SD_HD_SEL
B7
AE16
SDRAM
AF16
+2V5_DDR
7B01
K4D263238I
95
AE15
FRAME
AF15
STORE
FSDATA
SDRAM
CONTROL
DISPLAY
TIMING
AE14
1Mx32x4
GEN.
FSADDR
AF14
AF12
COLUMBUS
AF11
(Dig. PAL/NTC Comb)
7M00
AF13
T6TU5XBG-0001
AE12
COL_Do(1-7)
VIDEO
COLUMBUS
ZOOM
DIGITAL COMB
FILTER
COL_YB(1-8)
7M01
MSM56V16
DRAM
512Kx16x2
SC1_R_CVI_Pr_IN
14
B13
SC1_G_CVI_Y_IN
15
B13
SC1_B_CVI_Pb_IN
4
B13
UART
INTERFACE
9
RGB|CVI_HDA_SEL
B7
7E05
5
8
HDMI_VHS
C14
HDMI_VVS
1
4
B14
MICRO
DVI/HDMI
INPUT
CONTROLLER
PORT
INTERNAL
RAM
HDMI_Y(0-7)
HDMI_CbCr(1-7)
FLASH/CONTROL
B21
EPLD
7C00
MX29LV040CQC
1P07
FLASH
1
LVDS_VCC
ROM
11
512Kx8
LVDSA-
12
LVDSA+
13
14
7C01
M24C32
15
LVDSB-
LVDSB+
16
SCL_IO
6
17
EEPOM
SDA_IO
5
18
LVDSC-
4Kx8
LVDSC+
19
7
20
LVDSD-
24
25
LVDSD+
26
LVDSCLK-
21
LVDSCLK+
22
37" SETS
EPLD
42" SETS
OR
1P06
1
LVDS_VCC
11
1P02
4N03
TXB0-
LVDSAn
LVDSA-
10
TXB0+
4N01
LVDSAp
LVDSA+
12
14
1P03
13
TXB1-
4N07
LVDSBn
LVDSB-
TXB1+
4N05
LVDSBp
LVDSB+
15
19
1P04
18
TXB2-
4N11
LVDSCn
LVDSC-
4N09
LVDSCp
LVDSC+
20
TXB2+
27
1P05
TXB3-
4N15
LVDSDn
LVDSD-
26
TXB3+
4N13
LVDSDp
LVDSD+
28
22
1P01
TXBC-
4N19
LVDSCLKn
LVDSCLK-
21
TXBC+
4N17
LVDSCLKp
LVDSCLK+
23
32" SETS
32" SETS
OR
7N04
7P02
THC63LVDF84B
THC63LVDM83R
LVDSAn
TXB0+
LVDSAp
TXB0-
LVDS
LVDSBn
TXB1+
LVDS
INTERFACE
TRANS-
LVDSBp
TXB1-
RECEIVER
MITTER
LVDSCn
TXB2+
LVDSCp
TXB2-
TXB3+
LVDSDn
LVDSDp
TXB3-
LVDSCLKn
TXBC+
TXBC-
LVDSCLKp
7N02
EP1C12F256C8N
EPLD
PIXEL+
PROCESSOR
Only for sets with
PIXEL PLUS
H_16980_059.eps
210207

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

32pfl5312/7837pfl7312/7742pfl7312/78

Table of Contents