Not %Rd, Sign7 - Seiko Epson S1C17 Series Manual

Cmos 16-bit single chip microcomputer.s1c17 core
Table of Contents

Advertisement

7 DETAILS OF INSTRUCTIONS

not %rd, sign7

Function
16-bit logical negation
Standard)
Extension 1) rd(15:0) ← !sign16, rd(23:16) ← 0
Extension 2) Unusable
15 14 13 12 11 10
Code
1
0
1
|
|
IL
IE
C
Flag
|
|
Mode
Src:Immediate data (signed)
Dst:Register direct %rd = %r0 to %r7
CLK
One cycle
Description
(1) Standard
not
All the bits of the sign-extended 7-bit immediate sign7 are reversed after sign-extended into 16
bits, and the result is loaded into the rd register. The operation is performed in 16-bit size, and
bits 23–16 of the rd register are set to 0.
(2) Extension 1
ext
not
All the bits of the sign-extended 16-bit immediate sign16 are reversed, and the result is loaded
into the rd register. The operation is performed in 16-bit size, and bits 23–16 of the rd register
are set to 0.
(3) Delayed slot instruction
This instruction may be executed as a delayed slot instruction by writing it directly after
a branch instruction with the "d" bit. In this case, extension of the immediate by the ext
instruction cannot be performed.
Example
(1) not
(2) ext
not
7-98
rd(15:0) ← !sign7(sign extended), rd(23:16) ← 0
9
8
7
|
|
0
1
1
r d
|
|
|
|
|
V
Z
N
|
|
|
0 ↔ ↔
; rd ← !sign7
%rd,sign7
imm13
; imm13(8:0) = sign16(15:7)
; rd ← !sign16, sign7 = sign16(6:0)
%rd,sign7
%r0,0x7f
; r0 = 0x00ffc0
0x1ff
%r1,0x7f
; r1 = 0x000000
6
5
4
3
2
1
0
sign7
|
|
|
|
|
|
EPSON
S1C17 FAMILY S1C17 CORE MANUAL

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the S1C17 Series and is the answer not in the manual?

Table of Contents