Silicon Laboratories Si8451 Manual
Silicon Laboratories Si8451 Manual

Silicon Laboratories Si8451 Manual

Low power five-channel digital isolator

Advertisement

Quick Links

L
P
O W
O W E R
Features
High-speed operation
DC to 150 Mbps

No start-up initialization required
Wide Operating Supply Voltage:
2.70–5.5 V
Ultra-low-power (typical)
5 V Operation:
< 1.6 mA per channel at 1 Mbps

< 6 mA per channel at 100 Mbps

2.70 V Operation:
< 1.4 mA per channel at 1 Mbps

< 4 mA per channel at 100 Mbps

High electromagnetic immunity
Applications
Industrial automation systems
Hybrid electric vehicles
Isolated switch mode supplies
Safety Regulatory Approvals
UL 1577 recognized
Up to 2500 V
for 1 minute

RMS
CSA component notice 5A
approval
IEC 60950-1, 61010-1

(reinforced insulation )
Description
Silicon Lab's family of ultra-low-power digital isolators are CMOS
devices offering substantial data rate, propagation delay, power, size,
reliability, and external BOM advantages when compared to legacy
isolation technologies. The operating parameters of these products
remain stable across wide temperature ranges throughout their
service life. For ease of design, only VDD bypass capacitors are
required.
Data rates up to 150 Mbps are supported, and all devices achieve
worst-case propagation delays of less than 10 ns. All products are
safety certified by UL, CSA, and VDE and support withstand voltages
of up to 2.5 kVrms. These devices are available in a 16-pin narrow-
body SOIC package.
Rev. 1.6 4/18
F
- C
I V E
H A N N E L
Up to 2500 V
60-year life at rated working
voltage
Precise timing (typical)
<10 ns worst case

1.5 ns pulse width distortion

0.5 ns channel-channel skew

2 ns propagation delay skew

6 ns minimum pulse width

Transient Immunity 25 kV/µs
Wide temperature range
–40 to 125 °C at 150 Mbps

RoHS-compliant packages
SOIC-16 narrow body

Isolated ADC, DAC
Motor control
Power inverters
Communications systems
VDE certification conformity
IEC 60747-5-2

(VDE0884 Part 2)
Copyright © 2018 by Silicon Laboratories
S i 8 4 5 0 / 5 1 / 5 2 / 5 5
D
I
I G I TA L
S O L A T O R
isolation
RMS
Ordering Information:
See page 28.
Si8450/51/52/55

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Si8451 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Silicon Laboratories Si8451

  • Page 1 10 ns. All products are safety certified by UL, CSA, and VDE and support withstand voltages of up to 2.5 kVrms. These devices are available in a 16-pin narrow- body SOIC package. Rev. 1.6 4/18 Copyright © 2018 by Silicon Laboratories Si8450/51/52/55...
  • Page 2: Table Of Contents

    Si8450/51/52/55 ABLE O F ONTENTS Section Page 1. Electrical Specifications ...........3 2.
  • Page 3: Electrical Specifications

    Si8450/51/52/55 1. Electrical Specifications Table 1. Recommended Operating Conditions Parameter Symbol Test Condition Unit Ambient Operating Temperature* 150 Mbps, 15 pF, 5 V –40 °C Supply Voltage 2.70 — 2.70 — *Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage.
  • Page 4 Si8450/51/52/55 Table 3. Electrical Characteristics = 5 V±10%, V = 5 V±10%, T = –40 to 125 °C) Parameter Symbol Test Condition Unit High Level Input Voltage — — Low Level Input Voltage — — High Level Output Voltage loh = –4 mA –...
  • Page 5 Si8450/51/52/55 Table 3. Electrical Characteristics (Continued) = 5 V±10%, V = 5 V±10%, T = –40 to 125 °C) Parameter Symbol Test Condition Unit 10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs) Si8450Bx, Si8455Bx —...
  • Page 6 Si8450/51/52/55 Table 3. Electrical Characteristics (Continued) = 5 V±10%, V = 5 V±10%, T = –40 to 125 °C) Parameter Symbol Test Condition Unit Si845xBx Maximum Data Rate — Mbps Minimum Pulse Width — — Propagation Delay See Figure 2 Pulse Width Distortion See Figure 2 —...
  • Page 7 Si8450/51/52/55 ENABLE OUTPUTS Figure 1. ENABLE Timing Diagram 1.4 V Typical Input 1.4 V Typical Output Figure 2. Propagation Delay Timing Rev. 1.6...
  • Page 8 Si8450/51/52/55 Table 4. Electrical Characteristics = 3.3 V±10%, V = 3.3 V±10%, T = –40 to 125 °C) Parameter Symbol Test Condition Unit High Level Input Voltage — — Low Level Input Voltage — — High Level Output Voltage loh = –4 mA –...
  • Page 9 Si8450/51/52/55 Table 4. Electrical Characteristics (Continued) = 3.3 V±10%, V = 3.3 V±10%, T = –40 to 125 °C) Parameter Symbol Test Condition Unit 10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs) Si8450Bx, Si8455Bx —...
  • Page 10 Si8450/51/52/55 Table 4. Electrical Characteristics (Continued) = 3.3 V±10%, V = 3.3 V±10%, T = –40 to 125 °C) Parameter Symbol Test Condition Unit Si845xBx Maximum Data Rate — Mbps Minimum Pulse Width — — Propagation Delay See Figure 2 Pulse Width Distortion See Figure 2 —...
  • Page 11 Si8450/51/52/55 Table 5. Electrical Characteristics = 2.70 V, V = 2.70 V, T = –40 to 125 °C) Parameter Symbol Test Condition Unit High Level Input Voltage — — Low Level Input Voltage — — High Level Output Voltage = –4 mA –...
  • Page 12 Si8450/51/52/55 Table 5. Electrical Characteristics (Continued) = 2.70 V, V = 2.70 V, T = –40 to 125 °C) Parameter Symbol Test Condition Unit 10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs) Si8450Bx, Si8455Bx —...
  • Page 13 Si8450/51/52/55 Table 5. Electrical Characteristics (Continued) = 2.70 V, V = 2.70 V, T = –40 to 125 °C) Parameter Symbol Test Condition Unit Si845xBx Maximum Data Rate — Mbps Minimum Pulse Width — — Propagation Delay See Figure 2 Pulse Width Distortion See Figure 2 —...
  • Page 14 Si8450/51/52/55 Table 6. Regulatory Information* The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873. 61010-1: Up to 300 V reinforced insulation working voltage; up to 600 V basic insulation working voltage. 60950-1: Up to 130 V reinforced insulation working voltage;...
  • Page 15 Si8450/51/52/55 Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings Parameter Test Condition Specification Basic Isolation Group Material Group Rated Mains Voltages < 150 V I-IV Rated Mains Voltages < 300 V I-III Installation Classification Rated Mains Voltages < 400 V I-II Rated Mains Voltages <...
  • Page 16 Si8450/51/52/55 Table 11. Thermal Characteristics Parameter Symbol Unit NB SOIC-16  IC Junction-to-Air Thermal Resistance °C/W = 2.70 V = 3.6 V = 5.5 V Temperature (ºC) Figure 3. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2 Rev.
  • Page 17: Functional Description

    Si8450/51/52/55 2. Functional Description 2.1. Theory of Operation The operation of an Si845x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up.
  • Page 18: Eye Diagram

    Si8450/51/52/55 2.2. Eye Diagram Figure 6 illustrates an eye-diagram taken on an Si8450. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8450 were captured on an oscilloscope.
  • Page 19: Device Operation

    Si8450/51/52/55 2.3. Device Operation Device behavior during start-up, normal operation, and shutdown is shown in Table 12. Table 13 provides an overview of the output states when the Enable pins are active. Table 12. Si845x Logic Operation Table VDDI VDDO Comments Output 1,2,3,4...
  • Page 20 — Outputs B1, B2, B3, B4, B5 are disabled and Logic Low or in high impedance state. Si8451 Output A5 enabled and follow input state. Output A5 disabled and Logic Low or in high impedance state. Outputs B1, B2, B3, B4 are enabled and follow input state.
  • Page 21: Layout Recommendations

    Si8450/51/52/55 2.4. Layout Recommendations To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 V ) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with <30 V ) by a certain distance (creepage/clearance).
  • Page 22: Typical Performance Characteristics

    10 20 30 40 50 60 70 80 90 100 110 120 130 140 150 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150 Data Rate (Mbps) Data Rate (Mbps) Figure 12. Si8451 Typical V Supply Current Figure 9. Si8451 Typical V Supply Current vs.
  • Page 23 Si8450/51/52/55 Falling Edge Rising Edge Temperature (Degrees C) Figure 14. Propagation Delay vs. Temperature Rev. 1.6...
  • Page 24 Si8450/51/52/55 Figure 15. Si84xx Time-Dependent Dielectric Breakdown Rev. 1.6...
  • Page 25: Errata And Design Migration Guidelines

    Si8450/51/52/55 3. Errata and Design Migration Guidelines The following errata apply to Revision A devices only. See "6. Ordering Guide" on page 28 for more details. No errata exist for Revision B devices. 3.1. Enable Pin Causes Outputs to Go Low (Revision A Only) When using the enable pin (EN1, EN2) function on the 5-channel (Si8450/1/2) isolators, the corresponding output pin states (pin = An, Bn, where n can be 1…5) are driven to a logic low (to ground) when the enable pin is disabled (EN1 or EN2 = 0).
  • Page 26: Pin Descriptions (Si8450/51/52)

    XMITR RCVR XMITR EN2/NC GND1 GND2 GND1 GND2 GND1 GND2 Si8450 Si8452 Si8451 Name SOIC-16 Pin# Type Description Supply Side 1 power supply. Digital Input Side 1 digital input. Digital Input Side 1 digital input. Digital Input Side 1 digital input.
  • Page 27: Pin Descriptions (Si8455)

    Si8450/51/52/55 5. Pin Descriptions (Si8455) GND1 GND2 XMITR RCVR RCVR XMITR XMITR RCVR XMITR RCVR XMITR RCVR GND1 GND2 Si8455 Name SOIC-16 Pin# Type Description* Supply Side 1 power supply. GND1 Ground Side 1 ground. Digital Input Side 1 digital input. Digital Input Side 1 digital input.
  • Page 28: Ordering Guide

    Si8450/51/52/55 6. Ordering Guide These devices are not recommended for new designs. Please see the Si865x data sheet for replacement options. Table 15. Ordering Guide for Valid OPNs Ordering Part Alternative Part Number of Number of Maximum Isolation Package Type Number Number Inputs VDD1...
  • Page 29 Si8450/51/52/55 Table 15. Ordering Guide for Valid OPNs (Continued) Ordering Part Alternative Part Number of Number of Maximum Isolation Package Type Number Number Inputs VDD1 Inputs VDD2 Data Rate Rating (OPN) (APN) Side Side (Mbps) Revision A Devices Si8450AA-A-IS1 Si8650AB-B-IS1 Si8450BA-A-IS1 Si8650BB-B-IS1 Si8451AA-A-IS1...
  • Page 30: Package Outline: 16-Pin Narrow Body Soic

    Si8450/51/52/55 7. Package Outline: 16-Pin Narrow Body SOIC Figure 16 illustrates the package details for the Si845x in a 16-pin narrow-body SOIC (SO-16). Table 16 lists the values for the dimensions shown in the illustration. Figure 16. 16-pin Small Outline Integrated Circuit (SOIC) Package Table 16.
  • Page 31 Si8450/51/52/55 Table 16. Package Diagram Dimensions (Continued) Dimension 0.25 0.50 θ 0° 8° 0.10 0.20 0.10 0.25 Notes: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. 3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
  • Page 32: Land Pattern: 16-Pin Narrow Body Soic

    Si8450/51/52/55 8. Land Pattern: 16-Pin Narrow Body SOIC Figure 17 illustrates the recommended land pattern details for the Si845x in a 16-pin narrow-body SOIC. Table 17 lists the values for the dimensions shown in the illustration. Figure 17. 16-Pin Narrow Body SOIC PCB Land Pattern Table 17.
  • Page 33: Top Marking: 16-Pin Narrow Body Soic

    Si8450/51/52/55 9. Top Marking: 16-Pin Narrow Body SOIC 9.1. 16-Pin Narrow Body SOIC Top Marking Si84XYSV YYWWTTTTTT 9.2. Top Marking Explanation Table 18. 16-Pin Narrow Body SOIC Top Marking Table Si84 = Isolator product series XY = Channel Configuration Base Part Number X = # of data channels (5, 4, 3, 2, 1) Ordering Options Y = # of reverse channels (2, 1, 0)*...
  • Page 34: Document Change List

    Si8450/51/52/55 Revision 1.3 to Revision 1.4 OCUMENT HANGE  Removed wide-body SOIC-16 package information Revision 0.1 to Revision 0.2 and references throughout document.  Updated all specs to reflect latest silicon.  Updated "2.4.1. Supply Bypass" on page 21.  Added "3.
  • Page 35 Trademark Information Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered...

This manual is also suitable for:

Si8450Si8452Si8455

Table of Contents