AR-B1540/AR-B1541 User’s Guide Table of Contents PREFACE................................0-3 COPYRIGHT NOTICE AND DISCLAIMER......................... 0-3 WELCOME TO THE AR-B1540/AR-B1541 CPU BOARD ....................0-3 BEFORE YOU USE THIS GUIDE ............................0-3 RETURNING YOUR BOARD FOR SERVICE ........................0-3 TECHNICAL SUPPORT AND USER COMMENTS ......................0-3 ORGANIZATION................................
0.1 COPYRIGHT NOTICE AND DISCLAIMER June 1998 This document is copyrighted, 1998, by Acrosser Technology Co., Ltd. All rights are reserved. No part of this manual any be reproduced, copied, transcribed, stored in a retrieval system, or translated into any language or computer language in any form or by any means, such as electronic, mechanical, magnetic, optical, chemical, manual or other means without the prior written permission of original manufacturer.
AR-B1540/AR-B1541 User’s Guide 0.6 ORGANIZATION This information for users covers the following topics (see the Table of Contents for a detailed listing): Chapter 1, “Overview”, provides an overview of the system features and packing list. Chapter 2, “System Controller”, describes the major structure.
AR-B1540 and AR-B1541 offer an exciting option for engineers involved in high performance projects. Also, the BIOS is available for the interface peripherals quickly and easily. The AR-B1540 comes with 1MB V-RAM onboard, and the AR-B1541 has 4MB maximum shared memory for VGA display. The system comes with 512KB synchronous pipe line burst SRAM, one RS-232C and one RS-232C/RS-485 serial port, and two 72-pin SIMM connectors which can support up to 128MB of DRAM.
AR-B1540/AR-B1541 User’s Guide 1.3 FEATURES The system provides a number of special features that enhance its reliability, ensure its availability, and improve its expansion capabilities, as well as its hardware structure. Half size Pentium grade signal board computer Supports from 75MHz to 333MHz CPUs (ref. Section CPU Setting of Chapter 3)
AR-B1540/AR-B1541 User’s Guide 2. SYSTEM CONTROLLER This chapter describes the major structures of the AR-B1540 and AR-B1541 CPU board. The following topics are covered: DMA Controller Keyboard Controller Interrupt Controller Serial Port Parallel Port 2.1 DMA CONTROLLER The equivalent of two 8237A DMA controllers are implemented in the AR-B1540/AR-B1541 board. Each controller is a four-channel DMA device that will generate the memory addresses and control signals necessary to transfer information directly between a peripheral device and memory.
AR-B1540/AR-B1541 User’s Guide 2.3 INTERRUPT CONTROLLER The equivalent of two 8259 Programmable Interrupt Controllers (PIC) are included on the AR-B1540 and AR- B1541 board. They accept requests from peripherals, resolve priorities on pending interrupts in service, issue interrupt requests to the CPU, and provide vectors which are used as acceptance indices by the CPU to determine which interrupt service routine to execute.
2.3.3 Real-Time Clock and Non-Volatile RAM The AR-B1540 and AR-B1541 contains a real-time clock compartment that maintains the date and time in addition to storing configuration information about the computer system. It contains 14 bytes of clock and control registers and 114 bytes of general purpose RAM.
AR-B1540/AR-B1541 User’s Guide 2.4 SERIAL PORT The ACEs (Asynchronous Communication Elements ACE1 to ACE4) are used to convert parallel data to a serial format on the transmit side and convert serial data to parallel on the receiver side. The serial format, in order of transmission and reception, is a start bit, followed by five to eight data bits, a parity bit (if programmed) and one, one and half (five-bit format only) or two stop bits.
Page 14
AR-B1540/AR-B1541 User’s Guide (5) Line Control Register (LCR) Bit 0: Word Length Select Bit 0 (WLS0) Bit 1: Word Length Select Bit 1 (WLS1) WLS1 WLS0 Word Length 5 Bits 6 Bits 7 Bits 8 Bits Bit 2: Number of Stop Bit (STB)
AR-B1540/AR-B1541 User’s Guide (9) Divisor Latch (LS, MS) Bit 0: Bit 0 Bit 8 Bit 1: Bit 1 Bit 9 Bit 2: Bit 2 Bit 10 Bit 3: Bit 3 Bit 11 Bit 4: Bit 4 Bit 12 Bit 5:...
Page 16
AR-B1540/AR-B1541 User’s Guide (4) Printer Status Buffer The system microprocessor can read the printer status by reading the address of the Printer Status Buffer. The bit definitions are described as follows: -ERROR SLCT -ACK -BUSY Figure 2-2 Printer Status Buffer NOTE: X presents not used.
Page 17
AR-B1540/AR-B1541 User’s Guide (5) Printer Control Latch & Printer Control Swapper The system microprocessor can read the contents of the printer control latch by reading the address of printer control swapper. Bit definitions are as follows: STROBE AUTO FD XT...
This chapter describes pin assignments for the system’s external connectors and jumpers setting. Overview System Setting 3.1 OVERVIEW The AR-B1540 and AR-B1541 are Pentium single CPU board. This section provides hardware’s jumpers settings, connectors’ locations, and the pin assignments. LED2 M43 M42...
Press the jumper evenly onto the pins. Be careful not to bend the pins. We will show the locations of the AR-B1540/AR-B1541 jumper pins, and the factory-default setting. CAUTION: Do not touch any electronic component unless you are safely grounded. Wear a grounded wrist strap or touch an exposed metal part of the system unit chassis.
AR-B1540/AR-B1541 User’s Guide 3.2.2 PC/104 Connector (1) 64-Pin PC/104 Connector Bus A & B (CN7) 64-Pin PC/104 Connector Figure 3-3 CN7: 64-Pin PC/104 Connector Bus A & B -IOCHCK --- --- GND SD7 --- --- RSTDRV SD6 --- --- +5 VDC...
Page 21
AR-B1540/AR-B1541 User’s Guide (3) PC/104 Bus Signal Description Name Description BUSCLK [Output] The BUSCLK signal of the I/O channel is asynchronous to the CPU clock. RSTDRV [Output] This signal goes high during power-up, low line-voltage or hardware reset SA0 - SA19 The System Address lines run from bit 0 to 19.
AR-B1540/AR-B1541 User’s Guide Name Description -MASTER [Input] The MASTER is the signal from the I/O processor which gains control as the master and should be held low for a maximum of 15 microseconds or system memory may be lost due to the lack of refresh...
Figure 3-9 CN6: PS/2 Mouse Connector 3.2.5 FDD Port Connector (CN4) The AR-B1540/AR-B1541 provides a 34-pin header type connector for supporting up to two floppy disk drives. To enable or disable the floppy disk controller, please use the BIOS Setup program.
AR-B1540/AR-B1541 User’s Guide 3.2.6 Parallel Port Connector (CN1) To use the parallel port, an adapter cable has to be connected to the CN1 (26-pin header type) connector. The connector for the parallel port is a 25-pin D-type female connector. Parallel Port Connector...
Page 26
(4) RS-232 Connector (CN3 & DB2) There are two serial ports with EIA RS-232C interface on the AR-B1540 or AR-B1541. COM-A uses one onboard D-type 9 pin male connector (DB2) and COM-B uses one 10-pin header (CN3), which is located at the right side of the card.
AR-B1540/AR-B1541 User’s Guide 3.2.8 USB Connector (J12) USB is the abbreviation of Universal Serial Bus. The Universal Serial Bus (USB) standard is a low-to-medium speed interface for the connection of PC peripherals. The USB standard simplifies the connection of peripherals to PCs with a uniform hardware and software interface.
AR-B1540/AR-B1541 User’s Guide 3.2.11 LED Header (1) External Power LED & Keyboard Lock Header (J2) 1 Power LED+ 2 No Used 3 Power LED- 1 2 3 4 Key-Lock + 5 Key-Lock - Figure 3-21 J2: Power LED & Keyboard Lock Header...
AR-B1540/AR-B1541 User’s Guide 3.2.13 CPU Setting The AR-B1540 and AR-B1541 accept many types of 586 microprocessors such as Intel Pentium, AMD K5 & AMD K6, and Cyrix M1 and Cyrix M2. All of these CPUs include an integer processing unit, floating-point processing unit, memory-management unit, and cache.
Page 30
AR-B1540/AR-B1541 User’s Guide B. CPU Logic Core Voltage Select (SW1) SW1 -- Factory Default Setting Figure 3-27 SW1: CPU Logic Core Voltage The following table lists the CPU voltages from 1.96V to 3.46V. SW1-1 SW1-2 SW1-3 SW1-4 SW1-5 SW1-6 Voltage 1.96V...
Page 31
AR-B1540/AR-B1541 User’s Guide Intel CPU Work SW2-1 SW2-2 SW2-3 CPU Type Frequency Clock Multiplier BF0 BF1 BF2 Pentium - 75 75MHz 50.0MHz 1.5X 3.36V Pentium - 90 90MHz 60.0MHz 1.5X Pentium - 100 100MHz 66.7MHz 1.5X Pentium - 120 120MHz 60.0MHz...
Page 32
AR-B1540/AR-B1541 User’s Guide Cyrix CPU Work SW2-1 SW2-2 SW2-3 CPU Type Frequency Clock Multiplier BF0 6X86-PR120 100MHz 50.0MHz 2.0X 3.36V 6X86-PR133 110MHz 55.0MHz 2.0X 6X86-PR150 120MHz 60.0MHz 2.0X 6X86-PR166 133MHz 66.7MHz 2.0X 6X86-PR200 150MHz 75.0MHz 2.0X 6X86L-PR120 100MHz 50.0MHz 2.0X 2.86V...
256KX36 bit to 16MX36-bit SIMMs (Single-Line Memory Modules). This provides the user with up to 128MB of main memory. The 32-bit SIMM (without parity bit) also can be used on AR-B1540/AR-B1541 board. There are some types on-board memory configurations available. Please refer to the following table for details:...
Use the Flash memory Writer utility to download the new BIOS file into the ROM chip to configure the BIOS default settings for different types of LCD panels. Next, set your system properly and configure the AR-B1540 VGA module for the right type of LCD panel you are using.
The inverter board supplies high voltage signals to drive the LCD panel by converting the 12 volt signal from the AR-B1540 into a high voltage AC signal for LCD panel. It can be installed freely on the space provided over the VR board.
Page 36
ENABLK Table 4-1 LCD Display Assignment CAUTION: 1. If you want to connect the LCD panel, you must update the AR-B1540’s BIOS, then you can setup the corrected BIOS. Please contact Acrosser for the latest BIOS update. 2. If user needs to update the BIOS version or connect other LCD, please contact the sales department.
Watchdog Timer 5.1 OVERVIEW This chapter provides information for you to set up a working system based on the AR-B1540 and AR-B1541 CPU card. Please read the details of the CPU card’s hardware descriptions before installation carefully, especially jumpers’ setting, switch settings and cable connections.
AR-B1540/AR-B1541 User’s Guide 5.2.1 WIN 3.1 Driver For the WIN31 operating system, the user must be in DOS mode to decompress the compressed file. And then as to the steps: Make a new directory to contain the VGA drivers. Step 1: C:\>MD VGAW31...
AR-B1540/AR-B1541 User’s Guide 5.2.2 WIN 95 Driver For the WIN95 operating system, the user must be in DOS mode to decompress the compressed file. Step 1: Make a new directory to contain the VGA drivers. C:\>MD VGAW95 Step 2: Insert the Utility Disk #2 in the floppy disk drive, and then copy the compressed file—WIN95DRV.EXE in the new directory.
SYSTEM icon <SCREEN> item of the <SYSTEM SETUP>. 5.3 UTILITY DISKETTE – – – – FOR AR-B1541 AR-B1540 and AR-B1541 provide three VGA driver diskettes, supports WIN31, WIN95, WINNT3.5, WINNT4.0 and OS/2 WARP 3.0. There are three diskettes: disk 1 is for WIN31; disk 2 is for WIN95 & IDE driver; disk 3 is for WINNT3.5, WINNT4.0 &...
AR-B1540/AR-B1541 User’s Guide 5.3.1 WIN 3.1 Driver For the WIN31 operating system, the user must be in DOS mode to decompress the compressed file. Make a new directory to contain the VGA drivers. Step 1: C:\>MD VGAW31 Insert the Utility Disk #1 in the floppy disk drive, and then copy the compressed file—WIN31DRV.EXE, Step 2: and the file is self-extraction program.
AR-B1540/AR-B1541 User’s Guide Step 6: Finally, find the <SETIING> item in the <DISPLAY> icon. You can select this item, and adjust the <Screen Resolution>, <Font Size>…and other functions. Please refer to the messages during installation. CAUTION: If you decompress files in the newly created directory, you can find the README file. It describes detailed installation information.
This section describes how to use the Watchdog Timer, disabled, enabled, and trigger. The AR-B1540 & AR-B1541 are equipped with a programmable time-out period watchdog timer User can use the program to enable the watchdog timer. Once you have enabled the watchdog timer, the program should trigger it every time before it times out.
AR-B1540/AR-B1541 User’s Guide 5.4.1 Watchdog Timer Setting The watchdog timer is a circuit that may be used from your program software to detect crashes or hang-ups. Whenever the watchdog timer is enabled, the LED will blink to indicate that the timer is counting. The watchdog timer is automatically disabled after reset.
AR-B1540/AR-B1541 User’s Guide 5.4.2 Watchdog Timer Enabled To enable the watchdog timer, you have to output a byte of timer factor to the watchdog register whose address is 76H. The following is a BASICA program, which demonstrates how to enable the watchdog timer and set the time- out period at 24 seconds.
AR-B1540/AR-B1541 User’s Guide 6. BIOS CONSOLE This chapter describes the BIOS menu displays and explains how to perform common tasks needed to get up and running. It also presents detailed explanations of the elements found in each of the BIOS menus. The following...
AR-B1540/AR-B1541 User’s Guide CAUTION: 1. In the AR-B1540 /AR-B1541 BIOS the factory-default setting is the <Auto Configuration with Optimal Settings> Acrosser recommends using the BIOS default settings, unless you are very familiar with the setting function, or you can contact the technical support engineer.
AR-B1540/AR-B1541 User’s Guide Hard Disk Setup The BIOS supports various types for user settings, The BIOS supports <Pri Master> and <Pri Slave> so the user can install up to two hard disks. For the master and slave jumpers, please refer to the hard disk’s installation descriptions and the hard disk jumper settings.
Page 51
AR-B1540/AR-B1541 User’s Guide 1st Boot Device 2nd Boot Device 3rd Boot Device 4th Boot Device These options determine where the system looks first for an operating system. Quick Boot This category speeds up Power On Self Test (POST) after you power on the computer. If it is set to Enabled, BIOS will shorten or skip some check items during POST.
Page 52
AR-B1540/AR-B1541 User’s Guide Hit ‘DEL’ Message Display Set this option to Disabled to prevent the message as follows: Hit ‘DEL’ if you want to run setup It will prevent the message from appearing on the first BIOS screen when the computer boots.
AR-B1540/AR-B1541 User’s Guide 6.4 ADVANCED CHIPSET SETUP This option controls the configuration of the board’s chipset. Control keys for this screen are the same as for the previous screen. AMIBIOS SETUP - ADVANCED CHIPSET SETUP (C) 1998 American Megatrends, Inc. All Rights Reserved...
AR-B1540/AR-B1541 User’s Guide 6.5 POWER MANAGEMENT This section is used to configure power management features. This <Power management Setup> option allows you to reduce power consumption. This feature turns off the video display and shuts down the hard disk after a period of inactivity.
AR-B1540/AR-B1541 User’s Guide 6.6 PCI/PLUG AND PLAY This section is used to configure PCI / Plug and Play features. The <PCI & PNP Setup> option configures the PCI bus slots. All PCI bus slots on the system use INTA#, thus all installed PCI cards must be set to this value.
PgUp/PgDn:Modify F2/F3:Color Figure 6-7 BIOS: Peripheral Setup OnBoard FDC This option enables the floppy drive controller on the AR-B1540 & AR-B1541. OnBoard Serial Port This option enables the serial port on the AR-B1540 & AR-B1541. OnBoard Parallel Port This option enables the parallel port on the AR-B1540 & AR-B1541.
AR-B1540/AR-B1541 User’s Guide 6.9 PASSWORD SETTING This BIOS Setup has an optional password feature. The system can be configured so that all users must enter a password every time the system boots or when BIOS Setup is executed. User can set either a Supervisor password or a User password.
The chips can be electronically reprogrammed, allowing you to upgrade your BIOS firmware without removing and installing chips. The AR-B1540 and AR-B1541 provide FLASH BIOS update function for you to easily upgrade newer BIOS version. Please follow the operating steps for updating new BIOS: Step 1: Turn on your system and don’t detect the CONFIG.SYS and AUTOEXEC.BAT files.
Page 59
AR-B1540/AR-B1541 User’s Guide NOTE: 1. After turn on the computer and the system didn’t detect the boot procedure, please press the [F5] key immediately. The system will pass the CONFIG.SYS and AUTOEXEC.BAT files. The importance is that the system has to load the HIMEM.SYS on the memory in the CONFIG.SYS file.
Step 2: Disable TXC (transmitter control), the bit 0 of the address of offset+4 just sets “0”. NOTE: Communicates the AR-B1540 or AR-B1541 CPU card’s DTR signal with the RS-485’s TXC signal. (2) Send out one character (Transmit) Step 1: Enable TXC signal, and the bit 0 of the address of offset+4 just sets “1”.
Page 65
AR-B1540/AR-B1541 User’s Guide (5) Basic Language Example a.) Initial 86C450 UART OPEN “COM1:9600,m,8,1”AS #1 LEN=1 REM Reset DTR OUT &H3FC, (INP(%H3FC) AND &HFA) RETURN b.) Send out one character to COM1 REM Enable transmitter by setting DTR ON OUT &H3FC, (INP(&H3FC) OR &H01)
AR-B1540/AR-B1541 User’s Guide 9.2 INDEX Name Function Page Parallel port connector Hard disk (IDE) connector RS-232 connector COM-B FDD port connector LCD panel display connector PS/2 Mouse Connector 64 pin PC/104 connector bus A & B Keyboard connector 40 pin PC/104 connector bus C & D...
Need help?
Do you have a question about the AR-B1540 and is the answer not in the manual?
Questions and answers