Texas Instruments TRF7960 Manual page 42

Multi-standart fully integrated 13.56-mhz rfid analog front end and data-framing reader system
Hide thumbs Also See for TRF7960:
Table of Contents

Advertisement

TRF7960
TRF7961
SLOU186F – AUGUST 2006 – REVISED AUGUST 2010
The SPI read operation is shown in
Write Mode
CKPH – 1, CKPL – 0 (MSP430)
Data Transition – SCLK Falling Edge
MOSI Valid – SCLK Rising Edge
Single Read Operation
SCLK
MOSI
B7
B6
MISO
SS*
Figure 5-10. Serial – SPI Interface Communication (Read Mode)
The read command is sent out on the MOSI pin, MSB first, in the first eight clock cycles. MOSI data
changes on the falling edge, and is validated in the reader on the rising edge, as shown in
During the write cycle, the serial data out (MISO) is not valid. After the last read command bit (B0) is
validated at the eighth rising edge of SCLK, after half a clock cycle, valid data can be read on the MISO
pin at the falling edge of SCLK. It takes eight clock edges to read out the full byte (MSB first).
Note:
When using the hardware SPI (for example, an MSP430 hardware SPI) to implement the foregoing
feature, care must be taken to switch the SCLK polarity after write phase for proper read operation.
The example clock polarity for the MSP430-specific environment is shown in the write-mode and
read-mode boxes of
for further information on the setting the appropriate clock polarity.
This clock polarity switch must be done for all read (single, continuous) operations.
The MOSI (serial data out) should not have any transitions (all high or all low) during the read cycle. Also,
the SS* should be low during the whole write and read operation.
The continuous read operation is illustrated in
42
System Description
Figure
5-10.
Write Address Byte
B5
B4
B3
B2
B1
B0
Don't Care
Figure
5-10. See the USART-SPI chapter for any specific microcontroller family
Figure 5-11
Submit Documentation Feedback
focus.ti.com:
TRF7960 TRF7961
Read Mode
Switch
CKPH – 0, CKPL – 0 (MSP430)
SCLK
Data Transition – SCLK Rising Edge
Polarity
MISO Valid – SCLK Falling Edge
Read Data Byte
No Data Transitions (All High/Low)
B7
B6
B5
B4
B3
Copyright © 2006–2010, Texas Instruments Incorporated
www.ti.com
B2
B1
B0
Figure
5-10.

Advertisement

Table of Contents
loading

This manual is also suitable for:

Trf7961

Table of Contents