Marantz PMD620 Service Manual
  1. Manuals
  2. Brands
  3. Marantz Manuals
  4. Voice Recorder
  5. PMD620
  6. Service manual

Marantz PMD620 Service Manual

Handheld solid state recorder
Hide thumbs Also See for PMD620:
Table of Contents

Advertisement

Quick Links

See also: User Manual , Manual
SERVICE MANUAL
MODEL
Handheld Solid State Recorder
Please use this service manual with referring to the user guide ( D.F.U. ) without fail.
修理の際は、必ず取扱説明書を準備し操作方法を確認の上作業を行ってください。
KAYABACHO TOWER, 1-21-2 SHINKAWA, CHUO-KU, TOKYO 104-0033 JAPAN
PMD620
LEVEL
OVER
REC
STOP/CANCEL
REC PAUSE
DISPLAY
VOL
MENU/STORE
ENTER
SKIP BACK
VOL
PMD620
SOLID STATE RECORDER
D
M Holdings Inc.
&
PROFESSIONAL BUSINESS COMPANY
Telephone : 03 (6731) 5588
For U.S.A., Canada, Europe,
China & Japan model
Part no. 00M10CS855010
First Issue 2007.11

Advertisement

Table of Contents
loading

Related Manuals for Marantz PMD620

Summary of Contents for Marantz PMD620

  • Page 1 For U.S.A., Canada, Europe, China & Japan model SERVICE MANUAL PMD620 MODEL Handheld Solid State Recorder LEVEL OVER STOP/CANCEL REC PAUSE DISPLAY MENU/STORE ENTER SKIP BACK PMD620 SOLID STATE RECORDER Please use this service manual with referring to the user guide ( D.F.U. ) without fail.

  • Page 2: Table Of Contents

    TABLE OF CONTENTS SECTION PAGE 1. TECHNICAL SPECIFICATIONS ..................... 1 2. SERVICE MENU ..........................2 2.1. OLED Check ........................... 2 2.2 LED Check ..........................3 2.3 Door Sence ..........................3 2.4 Heat Run ..........................4 2.5 Factory Default ........................4 3.

  • Page 3: Technical Specifications

    1. TECHNICAL SPECIFICATIONS Digital Audio System General System ..........Solid State Recorder Power consumption Usable media ..........SD/SDHC cards Recording/Playback .........1.5 W (DC) Recording format Battery life (Alkaline) ....... 5 hours (Typical) MP3 ........MPEG1 Layer III Compression Phantom power ......... 5V, 1mA (Max.) WAV ..........

  • Page 4: Service Menu

    2. SERVICE メニュー 2. SERVICE MENU <Service Menu Details> <サービスメニューの内容> Display Menu Service Details 表示メニュー サービス内容 Check the display section by lighting all OLED. 1 OLED Check OLED の全点灯により、 表示部を確認します。 Check the LED by lighting all LED. 2 LED Check LED の全点灯により、...

  • Page 5: Led Check

    ON を選択します。このとき、 選択したメニューがハイ ライト表示されます。 At this time, the selected menu item is highlighted. 3) 3 / 8 /ENTER ボ タ ン を 押 す と、 PMD620 を セ ン サ OFF 3) If the 3/8/ENTER button is pressed, the PMD620 sensor 状態に設定します。...

  • Page 6: Heat Run

    2.4 Heat Run 2.4 ヒートラン実行 1) Press the REC PAUSE button and REC LEVEL – button 1) REC PAUSE ボタンと REC LEVEL − ボタンを同 時に at the same time, and turn the POWER slide switch ON. 押しながら、 POWER slide スイッチを On します。この At this time, the service menu list is displayed in the とき、...

  • Page 7: How To Disassemble

    3. 分解方法 3. HOW TO DISASSEMBLE 1) Open the battery cover on the back of the main unit, and 1) 本体背面のバッテリーカバーを開き、 ネジ A 4 本を外し remove the 4 “A” screws. ます。 Battery cover 2) Lift the rear block slowly in the direction of the arrows, 2) リアブロックをゆっくり矢印の方向へ持ち上げ、...
  • Page 8 3) 下図のように Mic Rch ケーブル w のコネクタを J608 か 3) As shown in the diagram below, disconnect the Mic Rch cable 2 connector from J608, the Mic Lch cable ら外し、 Mic Lch ケーブルeのコネクタをJ607から外し、 3 connector from J607, and the Mic shield cable r Mic シールドケーブル...
  • Page 9 4) Lift the P102 jack section, and remove the P102 board 4) P102 のジャック部分を持ち上げてバッテリブロックか from the battery block in the direction of the arrow. Also, ら P102 基板を矢印方向に取り外します。またジャック the jack side block can be removed. The battery block サイドブロックも取り外せます。USB キャップの足で is held in place by the foot of the USB cap.

  • Page 10: Version Update

    4. SD カードからのバージョンアップ方法 4. Version Update 1) アップデート用の SD カードを本体の挿入口に差し込み 1) Insert the SD card for updating into the loading slot of the ます。 main unit. 2) POWER slide スイッチを On します。このとき、 表示部 2) Turn the POWER slide switch ON. At this time, “Update に...

  • Page 11: Block Diagram

    5. BLOCK DIAGRAM U S B V B U S 5V V I N Q614 POW SW Ｑ201 D201∼Ｄ206 S703 S704 Q203,204 Q083 S-IN P-OUT POWER KEY LOCK LED DRIVER VIN _LOW BATTERY SHIFT REC/LEVEL/PEAK _DET AA or RESISTER NIMH Q615,D61 X２...

  • Page 12: Schematic Diagram

    6. SCHEMATIC DIAGRAM P101 00MWI10CS1010 R089 R090 TP002 MAIN UNIT C077 RESET R121 Q004 PST-3629NR R122 C121 4.7u C123 C029 R059 C122 1.2V 0.1u 1.2V R060 D3.3V A2 0 WE # R138 C028 A1 9 DQ15 TP105 22U/4V DGND A1 9 DGND A1 8 DQ14...
  • Page 13 P101 00MWI10CS1010 MAIN UNIT PEAK LEVEL REC_LEVEL REC LED-RED LED-RED LED-GREEN KEY_REC KEY_R-PAUS R215 KEY_STOP SRO-DATA MIC_SEL DATA Q202 R216 SD_SW SR-CLK CODEC_RST# NJU3754 TP221 R217 SRO-STB P_CONT2 VS S STB# SYS_RST# EXTMIC_DET MICBIAS_CON SD COVER SW CLR # LININ_DET R218 S203 SPVP110100...
  • Page 14 P101 00MWI10CS1010 R342 0 MAIN UNIT J301 40P9.0JMCS-G-B-TF LININ_DET TP304 TP305 TP346 DGND HP_DET TP302 TP341 BAT_MON R301 TP301 L301 10uH MUTE_CONT D301 RB551V-30TE-17 R307 TP345 Q301 LT1615ES5 DC_DET REMO_KEY D3.3V SW 1 P_CONT1 MIC_SEL TP311 TP312 TP342 C305 0.01u P_CONT2 TP303 1.5V...
  • Page 15 P102 00MWI10CS1020 GN D SUB UNIT 1.8V DGND AGND J602 Q614 nanoSMDC150F Si2333DS A3.3V TP705 R662 TP605 R704 BAT+ D3.3V TP608 D605 RB551V-30TE-17 R747 TP611 R667 Q605 NM 220k R605 J610 TP706 TP601 TP609 BAT- 40R-JMCS-G-B-TF DC JACK Q615 L603 TP610 LININ_DET Q613...
  • Page 16 P102 00MWI10CS1020 Q427 BCLK EXTMIC_DET DTC144EMTL2 SUB UNIT EXTMIC_DET BCLK Q413 R410 15k MICBIAS_CON EMB2T2R MICBIAS_CON R411 56k WCL K LCF_CON T WCLK LCF_CON T R412 4.7k C404 DOUT LININ_DET Q415 XC6210B452M Q426 DOUT LININ_DE T DTC144EMT2L C405 4p CLK_12M MIC_ATT1 C478 CLK_12M...

  • Page 17: Parts Location

    7. PARTS LOCATION C006 A2 R043 A1 C013 A2 R044 A1 C015 A1 R045 A2 C016 A1 R047 A2 P101 A P101 B C017 A2 R051 A1 C018 A2 R052 A1 C003 A2 R084 A1 C019 A2 R055 A1 C004 A2 R085 A1 C020 A1 R056 A1...
  • Page 18 P102 A P102 B C401 B2 J609 B1 C406 B2 J611 B1 C402 B1 Q617 A1 C407 B2 L491 B1 C403 B1 Q705 A1 C410 B1 L492 B1 C404 B2 Q706 A1 C411 B1 Q404 B2 C405 B2 R406 B1 C412 B2 Q408 B1 C408 B1...

  • Page 19: Exploded View And Parts List

    00M10CS156010 STRAP STRAP 010Z 00M10CS831010 00M10CS831010 TRIPOD ADAPTER TRIPOD ADAPTER 012G 007G 000B 010B P100 99MZZ10CS1000 MAIN PCB !MAIN PCB KIT (PMD620) N003 V001 00MHQ49901980 00MHQ49901980 DISPLAY OLED ASSY (PMD620) 001G N001 00MMS50090110 00MMS50090110 MICROPHONE MIC KUB4223 N002 00MMS50090110 00MMS50090110...

  • Page 21: Ic Data

    9. IC DATA Q001 : TMS320VC5509AZHH 179-TERMINAL GHH AND ZHH BALL GRID ARRAY (BOTTOM VIEW) 10 11 12 13 BLOCK DIAGRAM USB PLL † † † † Number of pins determined by package type.
  • Page 22 Q001 : TMS320VC5509AZHH PIN ASSIGNMENTS FOR THE GHH AND ZHH PACKAGES SIGNAL SIGNAL SIGNAL BALL # SIGNAL NAME BALL # BALL # BALL # NAME NAME NAME V SS GPIO5 DV DD GPIO4 CV DD DV DD FSR0 CV DD DV DD DV DD V SS...
  • Page 23 Q004 : PST3629NR SOT-25A SOT-25A (TOP VIEW)
  • Page 24 Q005 : MT48LC4M16A2B4-7E BLOCK DIAGRAM CONTROL LOGIC BANK3 CAS# BANK2 BANK1 RAS# REFRESH MODE REGISTER COUNTER BANK0 ROW- ADDRESS ROW- BANK0 ADDRESS MEMORY 4096 LATCH ARRAY & (4,096 x 1,024 x 4) DECODER DATA SENSE AMPLIFIERS OUTPUT REGISTER 4096 I/O GATING DQ0–DQ3 DQM MASK LOGIC BANK...
  • Page 25 Q005 : MT48LC4M16A2B4-7E PIN/BALL DESCRIPTIONS VFBGA Ball Numbers Symbol Type Description Input Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers. Input Clock enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal.
  • Page 26 Q006 : S29AL016D70BFI020 BLOCK DIAGRAM – DQ15 (A-1) RY/BY# Sector Switches Erase Voltage Input/Output RESET# Generator Buffers State Control BYTE# Command Register PGM Voltage Generator Data Chip Enable Latch Output Enable Logic Y-Decoder Y-Gating Detector Timer Cell Matrix X-Decoder A0–A19 CONNECTION DIAGRAMS FBGA Top View, Balls Facing Down...
  • Page 27 Q006 : S29AL016D70BFI020 PIN CONFIGURATION A0–A19 20 addresses DQ0–DQ14 15 data inputs/outputs DQ15/A-1 DQ15 (data input/output, word mode), A-1 (LSB address input, byte mode) BYTE# Selects 8-bit or 16-bit mode Chip enable Output enable Write enable RESET# Hardware reset pin RY/BY# Ready/Busy output 3.0 volt-only single power supply...
  • Page 28 Q083 : NJU7700-F4/F15 1. V 2. V 3. NC 4. V VREF...
  • Page 29 Q201 : NJU3713A Package Outline PIN CONFIGURATION SSOP20 DATA BLOCK DIAGRAM DATA Controller Circuit TERMINAL DESCRIPTION SYMBOL FUNCTION Parallel Conversion Data Output Terminals Non Connection Parallel Conversion Data Output Terminals DATA Serial Data Input Terminal Clock Signal Input Terminal Strobe Signal Input Terminal Clear Signal Input Terminal Non Connection Parallel Conversion Data Output Terminals...
  • Page 30 Q202 : NJU3754 Package Outline PIN CONFIGURATION SSOP16 BLOCK DIAGRAM Control Circuit TERMINAL DESCRIPTION SYMBOL FUNCTION Parallel Data Input Terminals (with pull-up resistors) Ground Parallel Data Input Terminals (with pull-up resistors) Serial Data Output Terminal Serial Clock Input Terminal Chip Enable Input Terminal Power Supply Terminal (2.7 to 5.5V)
  • Page 31 Q207 : M66592FP PIN LAYOUT DIAGRAM D6/AD6 INT_N D5/AD5 SOF_N D4/AD4 RD_N M66592FP D3/AD3 WR0_N D2/AD2 WR1_N D1/AD1 CS_N DREQ0_N (TOP VIEW) A6/ ALE DACK0_N DEND0_N DREQ1_N DACK1_N/DSTB0_N DEND1_N RST_N MPBUS *The “_N” in the signal name Package indicates that the signal is in M66592FP : 64pinLQFP (0.5mm pitch) the “L”...
  • Page 32 Q207 : M66592FP PIN DESCRIPTIONS Category Pin name Name Function State of pin *7) count RST_N=” RST_N PCUT=1 (Pin nos.) L” goes “H” CPU bus D15-0 Data Bus This is a 16-bit data bus. 24-39 Input interface (Hi-z) AD6-1 Multiplex When a multiplex bus is specified, this Address Bus group of pins is used on a time-shared...
  • Page 33 Category Pin name Name Function State of pin *7) count RST_N=” RST_N PCUT=1 (Pin nos.) L” goes “H” System RST_N Reset signal At “L” level, the controller is initialized. Input Input Input control TEST Test signal This should be fixed at “L” or open. USB bus USB D+ data This should be connected to the D+ pin of...
  • Page 34 Q207 : M66592FP PIN FUNCTION CONFIGURATION DIAGRAM CPU bus interface D15-7,D6-1(/AD6-1),D0 A6/ALE,A5-1 CS_N RD_N WR0_N WR1_N MPBUS Interrupt / SOF output INT_N SOF_N Clock M66592 XOUT DMA interface VBUS monitor input DREQ0_N VBUS DACK0_N DEND0_N DREQ1_N DACK1_N/DSTB0_N DEND1_N Split bus USB interface DP, DM SD7-0...
  • Page 35 Q301 : LT1615ES5 TOP VIEW SW 1 GND 2 FB 3 4 SHDN S5 PACKAGE 5-LEAD PLASTIC SOT-23 BLOCK DIAGRAM SHDN ENABLE – (EXTERNAL) 400ns ONE-SHOT DRIVER (EXTERNAL) RESET 0.12Ω 140k – 42mV* 1615/-1 BD * 12mV FOR LT1615-1...

  • Page 36: Top View

    Q304, Q604 : LTC3400BES6 TOP VIEW SW 1 GND 2 FB 3 4 SHDN S6 PACKAGE 6-LEAD PLASTIC SOT-23 BLOCK DIAGRAM 4.7μH SINGLE CELL 1μF OPTIONAL INPUT SCHOTTKY GOOD 2.3V START-UP 3.3V OUTPUT 0.45Ω SYNC DRIVE CONTROL 0.35Ω CONTROL 1.02M RAMP Σ...
  • Page 37 Q311 : S-35390A-I8T1G SNT-8A (TOP VIEW) INT1 XOUT INT2 PIN DESCRIPTION Pin No. Symbol Description Configuration Interrupt 1 signal output pin Nch open-drain output (no Depending on the mode set by INT1 register_1 protective diode on the side and the status register, it outputs low or a clock of VDD) INT1 when the time is reached.
  • Page 38 Q405 : ADG736 PIN CONFIGURATION (10-Lead µSOIG) ADG736 TOP VIEW (Not to Scale) Truth Table Logic Switch A Switch B BLOCK DIAGRAM ADG736 SWITCHES SHOWN FOR A LOGIC "1" INPUT...

  • Page 39: Bottom View

    Q412 : TLV320AIC32 SIMPLIFIED BLOCK DIAGRAM HPL+ Audio Serial Voltage Supplies MIC2/LINE2L HPL-/HPLCOM MIC3/LINE3L 0/+59.5dB Volume Ctl MIC1/LINE1L 0.5dB & Effects steps HPR-/HPRCOM/ Volume Ctl 0/+59.5dB SPKFC MIC1/LINE1R & Effects 0.5dB steps MIC3/LINE3R HPR+ MIC2/LINE2R LINE_OUT_L+ Bias/ Audio Clock Control Reference Generation LINE_OUT_L-...
  • Page 40 Q412 : TLV320AIC32 TERMINAL FUNCTIONS TERMINAL DESCRIPTION NAME QFN NO. MCLK Master clock input BCLK Audio serial data bus bit clock input/output WCLK Audio serial data bus word clock input/output Audio serial data bus data input DOUT Audio serial data bus data output DVSS Digital core / I/O Ground Supply, 0 V IOVDD...
  • Page 41 Q302 : XC6210B152M, Q303 : XC6210B122M, Q607 : XC6210B182M, Q415 : XC6210B452M VOUT VIN VSS CE SOT-25 (TOP VIEW) PIN ASSIGNMENT PIN NUMBER PIN NAME FUNCTION SOT-25 ON/OFF Control Power Input Ground Output No Connection BLOCK DIAGRAM...
  • Page 42 Q608 : XC6210B332P VOUT SOT-89-5 (TOP VIEW) PIN ASSIGNMENT PIN NUMBER PIN NAME FUNCTION SOT-89-5 ON/OFF Control Power Input Ground Output No Connection BLOCK DIAGRAM...
  • Page 43 Q501, Q611 : NJM2737RB1 PACKAGE OUTLINE PIN CONFIGURATION 1.OUTPUT1 2.-INPUT1 3.+INPUT1 5.+INPUT2 6.-INPUT2 7.OUTPUT2 Q502 : NJU7009F3 PACKAGE OUTLINE PIN CONFIGURATION +INPUT + + + + − − − − OUTPUT -INPUT...
  • Page 44 Q617 : BA33BC0FP-E2 BLOCK DIAGRAM PIN ASSIGNMENT PIN NUMBER PIN NAME SOT-25 N.C.
  • Page 45 V001 : OLED Assy PIN ASSIGNMENT (CN) NAME VCOMH IREF E(RD#) R/W#(WR#) D/C# RES# VDD 10...

  • Page 46: Electrical Parts List

    10. ELECTRICAL PARTS LIST PARTS INFORMATION ABBREVIATION AND MARKS ANT. : ANTENNA BATT. : BATTERY CAP. : CAPACITOR CER. : CERAMIC CONN. : CONNECTING DIG. : DIGITAL : HEADPHONE MIC. : MICROPHONE μ-PRO : MICROPROCESSOR REC. : RECORDING RES. : RESISTOR : SPEAKER : SWITCH TRANSF.
  • Page 47 POS. PART NO. PART NO. PART NAME DESCRIPTION NAME (FOR EUR) (D&M) P100 MAIN PWB KIT ( 00MWI10CS1000 ) P101 MAIN PWB ( 00MWI10CS1010 ) P101 J201 00MYJ90014790 00MYJ90014790 CONNECTOR SDKR-9BRS-K13-G P101 J203 00MYJ90014780 00MYJ90014780 CONNECTOR CSS 5005-0402F P101 S203 00MSP01014720 00MSP01014720 PUSH SWITCH...

Table of Contents