Pin Layout - Onkyo TX-NR901 Service Manual

Hide thumbs Also See for TX-NR901:
Table of Contents

Advertisement

IC BLOCK DIAGRAMS AND DESCRIPTIONS
Q606 BR93LC46F (
64x16bits serial EEPROM
BLOCK DIAGRAM
CS
SK
DI
DO

PIN LAYOUT

N.C.
1
VCC
2
CS
3
SK
4
Q2751 TC90A69F (
3-LINES DIGITAL FILTER
28
27
26
DAC
8fsc
INTERPOLATION
1
2
3
Command decode
Control
Clock generation
Address
Command
buffer
register
Data
register
Dummy bits
TERMINAL DESCRIPTION
Function
8
N.C.
3
4
7
GND
5
6
6
DO
7
8
5
DI
1
2
25
24
23
22
IC BLOCK DIAGRAMS AND DESCRIPTIONS
PLL DET VCO
DAC
Q606 BR93LC46F (
1/8
CORING
Ped.
+
LPF
CLIP
PEAKING
KILLER
ADC
4
5
6
7
)
Power supply
voltage detector
High voltage
Write
generator
disable
Address
6bits
6bits
decoder
R / W
16bits
16bits
amplifier
Pin No.
Pin name
CS
Chip select input
SK
Serial clock input
DI
Start bit, operating code, address, and serial data input
DO
Serial data output, READY / BUSY internal status display output
GND
Ground
N.C.
Not connected
N.C.
Not connected
VCC
Power supply
)
21
20
19
18
1/2
8fsc
4fsc
64x16bits serial EEPROM
CORING V-ENHANCER
+
DELAY
LINE
LINE
MEMORY
MEMORY
CNR
DYNAMIC COMB
C-N.C
FILTER
Sync Clamp
8
9
10
11
TX-NR901
1,024bits
EEPROM array
17
16
15
2
I CBUS
)
12
13
14

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents