Marantz ST7001 Service Manual page 23

Fm/am tuner
Hide thumbs Also See for ST7001:
Table of Contents

Advertisement

IC807 : PCM1791ADB
LRCK
1
28
MS
BCK
2
27
MC
DATA
3
26
MDI
MUTE
MDO
4
25
SCK
24
MSEL
5
RST
23
ZEROL
6
V
7
22
ZEROR
DD
DGND
8
21
V
F
CC
AGNDF
9
20
V
L
CC
V
R
10
19
AGNDL
CC
AGNDR
V
11
18
OUT
V
R−
V
12
17
OUT
OUT
V
R+
16
AGNDC
13
OUT
V
15
V
C
14
COM
CC
TERMINAL
I/O
I/O
NAME
PIN
AGNDC
16
Analog ground (internal bias and current DAC)
AGNDF
9
Analog ground (DACFF)
AGNDL
19
Analog ground (L-channel I/V)
AGNDR
11
Analog ground (R-channel I/V)
Bit clock input (1)
BCK
2
I
Serial audio data input (1)
DATA
3
I
DGND
8
Digital ground
Left and right clock (f S ) input (1)
LRCK
1
I
Mode control clock input (1)
MC
27
I
Mode control data input (2)
MDI
26
I/O
Mode control readback data output (3)
MDO
25
O
Mode control chip select input (4)
MS
28
I/O
I 2 C/SPI select (1)
MSEL
24
I
Analog output mute control (1)
MUTE
4
I
Reset (1)
RST
6
I
System clock input (1)
SCK
5
I
V CC C
15
Analog power supply (internal bias and current DAC), 5 V
V CC F
21
Analog power supply (DACFF), 5 V
V CC L
20
Analog power supply (L-channel I/V), 5 V
V CC R
10
Analog power supply (R-channel I/V), 5 V
V COM
14
Internal bias decoupling pin
V DD
7
Digital power supply, 3.3 V
V OUT L+
17
O
L-channel analog voltage output +
V OUT L–
18
O
L-channel analog voltage output –
V OUT R+
13
O
R-channel analog voltage output +
V OUT R–
12
O
R-channel analog voltage output –
ZEROL
23
O
Zero flag for L-channel
ZEROR
22
O
Zero flag for R-channel
(1) Schmitt-trigger input, 5-V tolerant
(2) Schmitt-trigger input and output. 5-V tolerant input. In I 2 C mode, this pin becomes an open-drain 3-state output; otherwise, this pin is a CMOS
output.
(3) 3-state output
(4) Schmitt-trigger input and output. 5-V tolerant input and CMOS output
L−
L+
DESCRIPTIONS
DESCRIPTIONS
29
FUNCTIONAL BLOCK DIAGRAM
LRCK
Audio
BCK
Data Input
DATA
I/F
8
MUTE
Oversampling
Advanced
Digital
RST
Segment
Filter
DAC
MSEL
and
Modulator
Function
Control
MDO
MDI
Function
Control
MC
I/F
MS
ZEROL
System
Zero
Clock
ZEROR
Power Supply
Detect
Manager
Current
V OUT L−
Segment
DAC
V OUT L+
and
I/V Buffer
D/S and Filter
Bias
V COM
and
Vref
Current
V OUT R+
Segment
DAC
V OUT R−
and
I/V Buffer
D/S and Filter
30

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents