Table of Contents
Advertisement
2. IC19 (PCM1600
PIN DESCRIPTION
P I N
N A M E
I / O
1
ZERO1
O
2
ZERO2
O
3
ZERO3
O
4
ZERO4
O
5
ZERO5
O
6
ZERO6
O
7
AGND
—
8
V
—
CC
9
V
6
O
OUT
10
V
5
O
OUT
11
V
4
O
OUT
12
V
3
O
OUT
13
V
2
O
OUT
14
V
1
O
OUT
15
V
2
O
COM
16
V
2
O
COM
17
AGND6
—
18
V
6
—
CC
19
AGND5
—
20
V
5
—
CC
21
AGND4
—
22
V
4
—
CC
23
AGND3
—
24
V
3
—
CC
25
AGND2
—
26
V
2
—
CC
27
AGND1
—
28
V
1
—
CC
29
AGND0
—
30
V
0
—
CC
31
NC
I
32
NC
I
33
MDO
O
34
MDI
I
35
MC
IN
36
ML
IN
37
RST
I
38
SCLKI
I
39
SCLKO
O
40
BCK
IN
41
LRCK
IN
42
TEST
—
43
V
—
DD
44
DGND
—
45
DATA1
IN
46
DATA2
IN
47
DATA3
IN
48
DATA1
IN
NOTES: (1) Schmitt-Trigger input with internal pull-down, 5V tolerant. (2) Schmitt-Trigger input, 5V tolerant. (3) Tri-state output.
6CH DAC)
DESCRIPTION
Zero Data Flag for V
1.
OUT
Zero Data Flag for V
2.
OUT
Zero Data Flag for V
3.
OUT
Zero Data Flag for V
4.
OUT
Zero Data Flag for V
5.
OUT
Zero Data Flag for V
6.
OUT
Analog Ground
Analog Power Supply, +5V
Voltage Output of Audio Signal Corresponding to Rch on DATA3.
Voltage Output of Audio Signal Corresponding to Lch on DATA3.
Voltage Output of Audio Signal Corresponding to Rch on DATA2.
Voltage Output of Audio Signal Corresponding to Lch on DATA2.
Voltage Output of Audio Signal Corresponding to Rch on DATA1.
Voltage Output of Audio Signal Corresponding to Lch on DATA1.
Common Voltage Output. This pin should be bypassed with a 10µF capacitor to AGND.
Common Voltage Output. This pin should be bypassed with a 10µF capacitor to AGND.
Analog Ground
Analog Power Supply, +5V
Analog Ground
Analog Power Supply, +5V
Analog Ground
Analog Power Supply, +5V
Analog Ground
Analog Power Supply, +5V
Analog Ground
Analog Power Supply, +5V
Analog Ground
Analog Power Supply, +5V
Analog Ground
Analog Power Supply, +5V
No Connection. Must be open.
No Connection. Must be open.
Serial Data Output for Function Register Control Port
Serial Data Input for Function Register Control Port
Shift Clock for Function Register Control Port
Latch Enable for Function Register Control Port
(1)
System Reset, Active LOW
System Clock In. Input frequency is 256, 384, 512 or 768f
Buffered Clock Output. Output frequency is 256, 384, 512, or 768f
Shift Clock Input for Serial Audio Data
Left and Right Clock Input. This clock is equal to the sampling rate, f
Test Pin. This pin should be connected to DGND.
Digital Power Supply, +3.3V
Digital Ground for +3.3V
Serial Audio Data Input for V
1 and V
OUT
Serial Audio Data Input for V
3 and V
OUT
Serial Audio Data Input for V
5 and V
OUT
Serial Audio Data Input for V
1 and V
OUT
(3)
(1)
(1)
(1)
(2)
.
S
and one-half of 256, 384, 512, or 768f
S
(2)
(2)
.
S
(1)
(2)
2
OUT
(2)
4
OUT
(2)
6
OUT
2
OUT
2-18
S.
Hide quick links:
Advertisement
Table of Contents
