Table of Contents
Advertisement
CPU PIN FUNCTION
Pin No. Terminal Name IN/OUT
1
2
3
4 - 11
AD0 - AD7
12
13 - 14
AD8 - AD9
15
16 - 21
AD10 - AD15
22
23 - 30
A0 - A7
31
32 - 33
34 - 39
A10 - A15
40
41, 42
A16, A17
43
44 - 47
A18 - A21
48 - 50
CS0 - CS2
51
52
53
54
55
56
57
58
59
60
61
62
63
64 - 66
PA10 - PA12
67
DREQ0
68
69
70
71
72
73
74
75 - 77
VCC, NMI, VPP
78
WDTOVF
79
80
81
82
83, 84
PB14
OUT Timing pattern output.
PB15
-
Not used.
VSS
IN
Ground terminal.
IN/OUT Address bus.
VSS
IN
Ground terminal.
-
Not used.
VCC
IN
Power source.
-
Not used.
VSS
IN
Ground terminal.
OUT Address bus.
VSS
IN
Ground terminal.
A8, A9
OUT Address bus.
-
Not used.
VSS
IN
Ground terminal.
-
Not used.
VCC
IN
Power source.
-
Not used.
-
Not used.
CASL
OUT CAS(Column Address Strobe) signal for D RAM.
VSS
IN
Ground terminal.
PAO
-
Not used.
RAS
OUT
RAS(Row Address Strobe) signal for D RAM.
CS6
OUT
Chip select signal.
WAIT
-
Not used.
WR
OUT Write enable signal for outer memory (low-order 8-bit).
PA5
OUT Write enable signal for outer memory (high-order 8-bit).
RD
OUT Read enable signal for outer memory.
PA7
-
Not used.
VSS
IN
Ground terminal.
PA8
IN
Bus request signal.
PA9
OUT Interrupt request signal.
-
Not used.
IN
Interrupt request signal.
IRQ2
IN
Interrupt request signal.
PA15
IN
Interrupt request signal.
VCC
IN
Power source.
CK
OUT System clock pulse.
VSS
IN
Ground terminal.
EXTAL
IN
Clock pulse input.
XTAL
-
Not used.
IN
Power source.
-
Not used.
RES
IN
Reset signal input.
MD0
IN
Ground terminal.
MD1
IN
Connected to VCC3.
MD2
IN
Connected to ground.
VCC
IN
Power source.
Function
— 7 —
Advertisement
Table of Contents
