Table of Contents
Advertisement
Pin No.
Pin Name
91
PGIO0
92
PGIO8
93
PGIO2/VSYNC/CSYNC
94
AVDD PLL
95
NC
96
NC
97
NC
98
AGND PLL
99
VSS
100
NC
101
PGIO3/HSYNC
102
VDD3
103
PGIO1/VCK-OUT
104
VSS
105
GCK
106
VCK-IN
107
GCKOUT/DA-EMP
108
DA-LRCK
109
VDDMAX-OUT
110
DA-DATA
111
DA-BCK
112
HD-OUT
113
HRDY
114
HINT
115
CDG-SCK
116
VSS
117
HCK
118
VDD3
119
HD-IN
120
VDD3
121
HSEL
122
CDG-SDATA
123
CDG-VFSY
124
CDG-SOS1
125
NC
126
NC
127
NC
128
NC
42
I/O
I/O
Not used
I/O
Not used
O
Vertical synchronized signal of video signal
–
+3.3V Power supply
–
Not used
–
Not used
–
Not used
–
Ground
–
Ground
–
Not used
I/O
Not used
–
+3.3V Power supply
I/O
Not used
–
Ground
I
Not used
I
Main clock for video signal processer
O
Not used
O
Digital Audio Left or Right channel selection clock
O
Fix the maxium output voltage certain output pins (Connected to +5V)
O
Digital Audio data
O
Digital Audio bit clock
O
Serial Data output from CL680 to the host MPU
O
Ready signal CL680 is ready for communication to the host MPU
O
Request signal for interrupting the host MPU
I/O
Not used
–
Ground
I
Host clock : referance signal for the host bus interface
–
+3.3V Power supply
I
Serial Data output ftom the host MPU to CL680
–
+3.3V Power supply
I
Select data or address of the host MPU
I
Ground (Not used)
I
Ground (Not used)
I
Ground (Not used)
–
Not used
–
Not used
–
Not used
–
Not used
Function
Hide quick links:
Advertisement
Table of Contents
