Aiwa XR-DV3M Service Manual page 59

Dvd
Hide thumbs Also See for XR-DV3M:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
Pin No.
Pin Name
123, 124
VCCA
125
VCOR2
126
VCOR1
127
VCOIN
128, 129
GNDA
130
LPFDC
131
LPF5
132
LPF4
133
VC1
134
LPF3
135
LPF2
136
LPF1
137, 138
VCCA
139
FDO
140
PDO
141
PDHVCC
142, 143
GNDA
144
SPO
145
VC2
TE
L 13942296513
146
MDIN2
147
MDIN1
148
VCCA
149
CLVS
150
MDSOUT
151
MDPOUT
152
APEO
153
VSS
154
GFS-V
155
VCOIN_EXT
156
VDD
157
VSS
158
DBCK
159
BCLK
160
VDD
161
DDAT
162
MDAT
163
DLRC
www
164
LRCK
165
VDD5V
166
XTL2
.
167
VSS
http://www.xiaoyu163.com
I/O
Standard 3.3 V analog power supply terminal.
I
Terminal [2] to connect external resistor setting VCO oscillator range.
I
Terminal [1] to connect external resistor setting VCO oscillator range.
I
VCO input.
Analog power ground terminal.
I
Non-inverted input to second stage operational amplifier of PLL lope filter.
O
Output of first stage operational amplifier of PLL lope filter.
O
Connected to first stage operational amplifier of PLL lope filter.
I
Center voltage input terminal.
O
Connected to non-inverted input of first stage operational amplifier of PLL lope filter.
O
I
Connected to non-inverted input of first stage operational amplifier of PLL lope filter.
Standard 3.3 V analog power supply terminal.
O
Charge pump output of frequency comparator.
O
Charge pump output of phase comparator.
I
Center voltage input terminal for RFPLL.
Analog power ground terminal.
O
Spindle output terminal. Attenuates and outputs the signal input from MDPIN.
I
Center voltage input terminal.
I
MDP input terminal [2].
I
MDP input terminal [1].
Standard 3.3 V analog power supply terminal.
O
Control output to select spindle control filter constant during CLVS.
O
Frequency error output from internal CLV circuit.
O
Phase error output from internal CLV circuit.
O
Phase error absolute value output.
Digital ground terminal.
O
GFS (DVD good frame sync) output terminal.
I
Clock input for test of internal block.
Standard 3.3 V digital power supply terminal.
Digital ground terminal.
O
Not used.
I
Bit clock input signal from CD DSP.
Standard 3.3 V digital power supply terminal.
O
Not used.
I
Serial data stream from CD DSP.
O
Not used.
I
LR clock input signal from CD DSP.
x
ao
u163
Terminal for power supply of 5 V withstand voltage. Supplies standard 5.0 V.
y
O
Terminal to connect external crystal oscillator between XTL1 and XTL2.
i
Digital ground terminal.
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3
6 7
1 3
1 5
co
.
-59-
9 4
2 8
0 5
8
2 9
9 4
2 8
m
9 9
9 9

Advertisement

Table of Contents
loading

This manual is also suitable for:

Xr-dv3muXr-dv3mus

Table of Contents