Table of Contents
Advertisement
Philips Semiconductors
INTERRUPTS
3. INTERRUPTS
The P89LPC906/907/908 use a four priority level interrupt structure. This allows great flexibility in controlling the handling of the
many interrupt sources. The P89LPC906 supports 6 interrupt sources: timers 0 and 1, brownout detect, watchdog/ realtime
clock, keyboard, and the comparator. The P89LPC907 supports 7 interrupt sources: timers 0 and 1, serial port Tx, brownout
detect, watchdog/ realtime clock, keyboard, and comparators 1 and 2. The P89LPC908 supports 9 interrupt sources: timers 0
and 1, serial port Tx, serial port Rx, combined serial port Rx/Tx, brownout detect, watchdog/ realtime clock, keyboard, and
comparators 1 and 2.
Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable registers IEN0 or
IEN1. The IEN0 register also contains a global enable bit, EA, which enables all interrupts.
Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority
registers IP0, IP0H, IP1, and IP1H. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but
not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other
interrupt source. If two requests of different priority levels are pending at the start of an instruction, the request of higher priority
level is serviced.
If requests of the same priority level are pending at the start of an instruction, an internal polling sequence determines which
request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve pending requests
of the same priority level.
Table summarizes the interrupt sources, flag bits, vector addresses, enable bits, priority bits, arbitration ranking, and whether
each interrupt may wake up the CPU from a Power down mode.
INTERRUPT PRIORITY STRUCTURE
There are four SFRs associated with the four interrupt levels: IP0, IP0H, IP1, IP1H. Every interrupt has two bits in IPx and IPxH
(x = 0,1) and can therefore be assigned to one of four levels, as shown in Table .
Table 3-1: Interrupt priority level
Priority Bits
IPxH
0
0
1
1
Table 3-2: Summary of Interrupts - P89LPC906
Description
Timer 0 Interrupt
Timer 1 Interrupt
Brownout Detect
Watchdog Timer/Real-
time Clock
KBI Interrupt
Comparator interrupt
2003 Dec 8
IPx
0
1
0
1
Interrupt
Vector
Flag Bit(s)
Address
TF0
000Bh
TF1
001Bh
BOF
002Bh
WDOVF/
0053h
RTCF
KBIF
003Bh
CMF
0043h
Interrupt Priority Level
Level 0 (lowest priority)
Level 1
Level 2
Level 3 (highest priority)
Interrupt
Interrupt
Enable Bit(s)
Priority
ET0 (IEN0.1)
IP0H.1, IP0.1
ET1 (IEN0.3)
IP0H.3, IP0.3
EBO (IEN0.5)
IP0H.5, IP0.5
EWDRT
IP0H.6, IP0.6
(IEN0.6)
EKBI (IEN1.1)
IP1H.1, IP1.1
EC (IEN1.2)
IP1H.2, IP1.2
31
User's Manual - Preliminary -
P89LPC906/907/908
Arbitration
Power down
Ranking
Wakeup
3
No
5
No
1
Yes
2
Yes
4
Yes
6
Yes
Advertisement
Table of Contents
