Dg-Board (3 Of 4) Block Diagram - Panasonic TH-50PZ77U Service Manual

High definition plasma tv
Hide thumbs Also See for TH-50PZ77U:
Table of Contents

Advertisement

15.15. DG-Board (3 of 4) Block Diagram

DG
DIGITAL SIGNAL PROCESSOR
MICOM
HDMI INTERFACE
FULL HD
11
12
13
1.8VDDR_I/F
SUB1.8V
SUB1.2V
SUB3.3V
POD.CI I/F
LOSD OUT (HQ1)
IC8001
DIGITAL SIGNAL PROCESSOR
Peaks Lite2
R/G/B
R/G/B
DIGITAL VIDEO PROCESSOR
RESIZE
MIX
PIXEL
AI
NR
CONV.
GAMMA
H/V
I/P CONV.
H/V
CLK
CLK
DDR2-0/DDR2-1
IC8002
IC8003
1.8VDDR_I/F
1.8VDDR_I/F
DDR2-0 512M
DDR2-1 512M
TH-50PZ77U
DG-Board (3 of 4) Block Diagram
SUB3.3V
TV_MAIN_ON
SCL0
SCL0
SDA0
SDA0
SCL1
SCL1
IIC
SDA1
SDA1
I/F
(SBT2)
SCL2
SCL2
(SBT0)
SDA2
SDA2
(XECS5)
SCL3
SCL3
HQ1L VIDEO
(XECS3)
SDA3
SDA3
SBI0
SBI0
SBO0
SBO0
SERIAL
SBI2
I/F
SBI2
SBO2
SBO2
RF_AFT
EEPROM_WP
EEPROM_WP
SLRCK
SLRCK
ADCCK
ADCCK
COMMON
SD_ERROR
SD_ERROR
PORT
(VI2ENB)
PANEL_STATUS
PANEL_STATUS
(VI2P10)
PANEL_SOS
PANEL_SOS
(VI2P21)
PANEL_MUTE
DSRCK/VMUTE
OSD_FLAG
IS1CLK
IS I/F
IS1DATA
LVDS IF
TA1N
R
TA1P
D/A
TTL
G
PARALLEL
TB1N
10bit
DATA
TB1P
x3
B
TC1N
TC1P
LVDS
SERIAL
TCLK1N
H
DATA
D/A
TCLK1P
8bit
V
TD1N
DIFFERENTIAL
TD1P
OUTPUT
TE1N
CLK
D/A
LVDS
TE1P
TRANSMITTER
HQ1_XRST
CLOCK GEN
4
7
9
IC8004
CLOCK GEN
15 13
5
1
16
X8001
SUB3.3V
FOR
TO
FACTORY
D3
USE
DG35
DG17
IC1100
MAIN MICOM
PANEL_STBY_ON
PANEL_VCC_ON
HPD1
36
HPD1(IRQ6)
HPD3
LVDS_EN 15
38
HPD3(IRQ8)
FPGA_XRST
7493_XRST
CONFIG_DONE
69
7493_XRST
HDMI_CEC
HDMI_5V_DET1
53
HDMI_5V_DET1
HDMI_5V_DET3
55
HDMI_5V_DET3
OSCXI
OSCXO
65
CECO
Q1107
21
HDMI_CEC_PU_ON
Q1108
EDID_WP
106
EDID_WP
MAIN5V_SENSE
STB5V_SENSE
TV_MAIN_ON_DELAY
71
TV_MAIN_ON_DELAY
DTV9V_SENSE
111
RF_AFT(ADIN0)
SDA3
SUB5V_SENSE
IC8503
EEPROM
SUB3.3V
SCL3
SDA3
MAIN9V_SENSE
8
VCC
SDA
5
39
SDA0
SCL3
EEPROM_WP
7
WC
SCL
6
40
SCL0
MAIN3.3V_SENSE
SBI2
33
SBO0A
SBO2
35
SBI0A
ECO_ON
2
ECO_ON
KEY1
IVDD
FAN SOS
115
KEY1(ADIN4)
LED BLINKING
FAN_SOS
117
FAN_SOS(ADIN6)
SDA1
:11TIMES
FAN_MAX
86
FAN_MAX
SCL1
TV_SUB_ON
1
TV_SUB_ON
EEP_WP
SOUND SOS
SOUND_SOS
LED BLINKING
118
SOUND_SOS
SRQ_GENEX
:12TIMES
SOS
114
SOS
NBOOT
TUNER SOS
STB_RST
93
NRST
LED BLINKING
A_MON_MUTE
:10TIMES
126
SP_MUTE/A_MON_MUTE
AUDIO_MUTE
127
AUDIO_MUTE
AUDIO_XRST
68
AUDIO_XRST
RMIN
45
RMIN
R_LED_ON
49
R_LED_ON
KEY3
18
KEY3
AI_SENSOR
113
AI_SENSOR
DTV_XRST
124
DTV_XRST
70
HQ1_XRST
ADCCK
24
ADCCK
SD_ERROR
52
SD_ERROR
SLRCK
110
SLRCK
12
SW_OFF_DET
Q4013
Q4011,Q4012
Q4010
SW_OFF_DET
83
Q4014
105
Q4015
LVDS_PD
FPGA_XRST
122
CONFIG_DONE
59
84
X1100
83
SUB5V
27
STB5V
29
DTV9V
30
SUB5V SOS
SUB5V
MAIN3.3V SOS
34
DTV9V SOS
MAIN9V
LED BLINKING : 10TIMES
66
SUB3.3V
67
STB3.3V
IC1101
EEPROM
STB3.3V
SDA
63
5
8
SDA
VCC
SCL
64
6
7
SCL
WC
28
SDA
SCL
26
SRQ1
92
STB5V
DG18
1
SRQ1
2
SCL
4
SDA
5
SCL3
6
SDA3
7
SCL1
8
SDA1
9
SCL2
10
SDA2
11
TH-50PZ77U
DG-Board (3 of 4) Block Diagram
TH-50PZ77U
21
22
23
24
FOR
FACTORY
USE
STB5V
SRQ1
GENX_SCL1
GENX_SDA1
LITE2_SCL3
LITE2_SDA3
LITE2_SCL1
LITE2_SDA1
LITE2_SCL2
LITE2_SDA2

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents