Ic Block Diagrams - Sony CDP-CX50 Service Manual

QQ
3 7 63 1515 0

7-9. IC BLOCK DIAGRAMS

IC101 LA9240M
64 62 61
63
APC
VCA
FIN2 1
2
FINI
I / V
3
E
F 4
BAL VCA
TB
5
TE- 6
+
TE
-
TE
7
TESI
8
T. SERVO & T. LOGIC
SCI 9
10
TH
TA 11
12
TD-
- +
F. SERVO & F. LOGIC
13
TD
JR 14
+
-
TO 15
FD 16
TE
17 18
L 13942296513
IC102 LC78622E
SLICE LEVEL
1
DEFI
CONTROL
VCO CLOCK OSCILLATION
TAI 2
CLOCK CONTROL
PDO 3
VVSS 4
ISET
5
VVDD 6
FR 7
VSS 8
9
EFMO
10
EFMIN
11
TEST2
CLV+ 12
CLV
DIGITAL SERVO
CLV- 13
www
V / P 14
HFL
15
.
TES 16
http://www.xiaoyu163.com
60 59 58 57 56 55 54 53 52 51 50
REF
RF DET
µ-COM
INTERFACE
SPINDLE SERVO
+ -
+ -
19 20 21 22 23 24 25 26 27
64 63 62 61 60 59 58 57 56 55 54 53 52
SYNCRONOUS DETECTION
EFM DEMODULATION
µCOM
INTERFACE
C1, C2
ERROR DETECTION
&
CORRECTION
FLAG PROTCESS
SERVO
COMMANDER
ATTENUATOR
OVERSAMPLING
DIGITAL FILTER
x ao
y
i
GENERAL PORT
17 18 19 20 21 22 23 24 25 26 27 28
http://www.xiaoyu163.com
8
49
48
NC
47 TBC
46 FSC
45 DGND
LSC
SLI
44
+ -
43 SLC
42
RFS-
+ -
41 RFSM
RF AMP
40
CV+
39 CV-
38 SLOF
37
HFL
36
TES
TOFF
35
34 TGL
33
JP+
SLED SERVO
+
-
Q Q
30
28 29 31 32 3 6 7 1 3
51 50 49
SUBCODE CLASSIFICATION
QCRC
XTAL
TIMING GENERATOR
2K x 8BIT
RAM
MUTE
RAM ADDRESS
GENERATOR
DIGITAL
L.P.F
1BIT DAC
u163
.
DIGITAL OUT
29 30 31 32
— 44 —
2 9 9 4 2 8
1 5 0 5 8 2 9 9 4
48
EFLG
47 SBSY
46 XVSS
45 XIN
44 XOUT
43 XVDD
42 MUTER
41 RVDD
40
RCHO
39
RVSS
m
38 LVSS
37 LCHO
36
co LVDD
35
MUTEL
34
N.C
33
TEST4
9 9
2 8 9 9