Sony XES-Z50 Service Manual page 66

Hide thumbs Also See for XES-Z50:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
CHANGER BOARD IC303 CXP83413-035Q (CD TEXT DECODER)
Pin No.
Pin Name
1
NC
2
NC
3
NC
4
REQ
5
CCLK
6
CSI
7
CSO
8
SCLK
9
SSI
10
NC
11
ADD0
12
ADD1
13
ADD2
14
ADD3
15
ADD4
16
ADD5
17
ADD6
18
ADD7
19
RAMSEL
20
DATA0
TE
L 13942296513
21
DATA1
22
DATA2
23
DATA3
24
DATA4
25
DATA5
26
DATA6
27
DATA7
28
RST
29
EXTAL
30
XTAL
31
VSS
32 to 55
NC
56
BUSY
57 to 59
NC
60
ADD16
61
NC
62
CE
63
WE
64
ADD8
www
65
ADD9
66
ADD10
67
ADD11
.
68
ADD12
69
ADD13
http://www.xiaoyu163.com
I/O
O
Not used (open)
O
Not used (open)
I
Not used (fixed at "L")
O
Request signal output to the system controller (IC301)
I
Serial data transfer clock signal input from the system controller (IC301)
I
Serial data input from the system controller (IC301)
O
Serial data output to the system controller (IC301)
O
Clock signal output for subcode data reading to the digital signal processor (IC501)
I
Subcode data input from the digital signal processor (IC501)
O
Not used (open)
O
O
O
O
Address signal output to the S-RAM (IC304)
O
O
O
O
I
Not used (open)
I/O
I/O
I/O
I/O
Two-way data bus with the S-RAM (IC304)
I/O
I/O
I/O
I/O
System reset signal input from the system controller (IC301), reset signal generator (IC903),
I
and bus interface (IC951) (for SONY bus) "L": reset For several hundreds msec. after the
power supply rises, "L" is input, then it changes to "H"
I
System clock input terminal (10 MHz)
O
System clock output terminal (10 MHz)
Ground terminal
O
Not used (open)
O
Busy signal output to the system controller (IC301)
O
Not used (open)
O
Address signal output to the S-RAM (IC304)
O
Not used (open)
O
Chip enable signal output to the S-RAM (IC304)
O
Write enable signal output to the S-RAM (IC304)
O
O
O
x
ao
u163
y
Address signal output to the S-RAM (IC304)
O
i
O
O
– 66 –
http://www.xiaoyu163.com
2 9
8
Function
Q Q
3
6 7
1 3
1 5
co
.
9 4
2 8
0 5
8
2 9
9 4
2 8
m
9 9
9 9

Advertisement

Table of Contents
loading

Table of Contents