Sharp CD-PC1881V Service Manual page 54

Hide thumbs Also See for CD-PC1881V:
Table of Contents

Advertisement

CD-PC1881V
ICV2 VHiD61012GC-1: MPEG Decoder (D61012GC)
CD-DSP
INTERFACE
CDD
CDBCK
CDLRCK
CDEMPH
CDC2P0
HD7-HD0
HA
HCS
HRD
HWR
HDAK
HSELX
HSELA
INT
ICV4 VHiNJM2267M-1: Video operation amp. (NJM2267M)
Terminal Name
Pin No.
1
Clamp input terminal
2
GND
3
Sag correction terminal
4,5
Output terminal
6
Sag correction terminal
7
V+
8
Clamp input terminal
VIN2
VIN1
SRAM
A/V
CD-ROM
sepa-
DECODER
ration
System
control
DRAM interface
RESET
X1,X2
MD15-0
Input of 1.9 V clamp, 1 Vp-p composite or Y-signal
Ground
Able to obtain an output without any sag by feeding back the sag, generated from output
coupling C, using the external C (see block diagram).
When not using the sag correction terminal, connect directly to the pin 4.
6 dB amplifier output. Able to drive 75? line.
Able to obtain an output without any sag by feeding back the sag, generated from output
coupling C, using the external C (see block diagram).
When not using the sag correction terminal, connect directly to the pin 5.
Power source
Input of 1.9 V clamp, 1 Vp-p composite or Y-signal.
8
6dB
Amp
2.0kΩ
1
6dB
Amp
2.0kΩ
Figure 54 BLOCK DIAGRAM OF IC
SRAM
OSD
Inter-
lace
Video
decoder
Arbiter
MCAS
MA8-0
MRAS
MWE
V+
7
75Ω
Driver
2.2Ω
Correction terminal
75Ω
Driver
2.2kΩ
Correction terminal
2
GND
– 54 –
Video interface
3ch
NTSC/PAL
VIDEO
encoder
DAC
Synchronized signal
generating circuit
Audio
decoder
Function
Vout2
5
VOUT2
(6dB)
75Ω
6
VOUT2
V5AG2
Vout1
4
VOUT1
(6dB)
75Ω
3
VOUT1
V5AG1
CBP3-CBP1
VOUT3-VOUT1
VCLK
HSYNC
VSYNC
CSYNC
AUDO
AUBCK
AULRCK
AUEMPH
AUCLK

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents