Schematic Diagram - Dsp Board (1/3) - Sony HD-FLX9W Service Manual

Q Q
3 7 6 3 1 5 1 5 0
8-19. SCHEMATIC DIAGRAM – DSP Board (1/3) –
(1/3)
CN602
19P
JR617
220
SPDIF(DVD) C9
D+4V
SPDIF(CD) JR616 330 C8
D-GND(DSP)
DSP-CS B2
DSP-ACK B3
DIR-Rx C1
DIR_INT C2
(Page 65)
DIR-CS C3
DIR-UNLOCK B4
DIG-CLK B5
DSP-Rx B6
DIG-Tx B7
AMP-LAT F1
AMP-CLK F2
AMP-DATA F3
C6
C5
C4
EP601
(CHASSIS)
C617
0.1
FB601
T E
L 1 3 9 4 2 2 9 6 5 1 3
w w w
HCD-FLX9W
• See page 90 for Waveforms. • See page 100 for IC Pin Function Description.
R616
(EA)
100
FB601
0
C615
0.1
C610
0.1
C607
0.1
C616
0.1
JR663
0
S-RAM
IC602
IC61LV6416
-15TG
x a o
y
. i
http://www.xiaoyu163.com
G2 R614 100 C608 0.001
JR655
0
R615
100 JR651
0
A18
A17
A16
Q Q
G1
C604
3 7 6
0.1
A14
A13
C609
0.1
A12
A11
C606
0.1
AUDIO DIGITALSIGNAL
A10
A9
A8
A7
A1
A2
A3
A4
TP614
TP615
TP616
TP617
TP618
C611
0.1
u 1 6 3
(Page 57)
55 55
http://www.xiaoyu163.com
2 4
8 9 9
R613
100
3 1 5 1 5 0 8 9 2
PROCESSOR
IC601
CXD9720Q
R603
0
C601
0.1
C618
220
C602
10V
0.1
JR654 0
(EXCEPT EA)
C619
470
10V
G
C613
O
0.001 JR603
0
IC631
NJM2391DL1-26TE1
C612 C614 R617
0.1 0.1 100
+3V REGULATOR
G4
m
c o
.
HCD-FLX9W
2
8 9 9
A1
A2
(Page 56)
A3
R608 100 D1
R607 100 D2
R606 100 D3
R605 100 D4
4 9 8 2 9 9
R623
470
D5
D6
R622 100
R621 100
D7 CN901
2P
D3 DATA
X601
13MHz GND 4
C603
0.1
CN900
TP611
2P
(Page 61)
D5 BCK
D6 LRCK
1
R601
100
G3
(EA)
FB602
JR602 0
JR604
0
I