North Bridge Configuration; Ich3 Chipset Configuration; Intel Pci-64 Hub Configuration; Acpi - TYAN thunder i7500 User Manual

Hide thumbs Also See for thunder i7500:
Table of Contents

Advertisement

3.12 – North Bridge Configuration
Options related to the north bridge chipset settings can be altered through the following.
Back2Back WriteRead
Turnaround
Back2Back ReadWrite
Turnaround
Back2Back Read Turnaround
Read Delay (tRD)
Activate2Precharge Delay
(tRAS)
CAS# Latency (tCL)
Write RAS# to CAS# Delay
(tRCD)
Read RAS# to CAS# Delay
(tRCD)
DRAM RAS# Precharge (tRP)
HyperThreading Enable
With HyperThreading, one Xeon processor that supports HyperThreading is capable of processing
data as though there were two Xeon processors. Depending on what operating system is being
used, it may recognize two Xeon processors as four processors when HyperThreading is enabled
because of the multi-processor characteristics of HyperThreading technology. If an operating
system is used that is only dual processor capable, it will display 2 processors when using two
Xeon processors regardless of whether or not HyperThreading is enabled.
3.13 – ICH3 Chipset Configuration
Please leave all options in this section at their default setting because they are crucial to
the stability of the system.
3.14 – Intel PCI-64 Hub 2 Chipset Configuration
Options related to the Intel PCI-64 hub and its settings can be altered through the following.
I/O Port Decode
RAS Sticky Error Handling
IOAPIC Support in MP
Table
VGA Decode
3.15 – ACPI
Options related to power management settings can be altered through the following options.
ACPI Aware O/S

ACPI Advanced

This setting allows you to adjust the speed at which WriteRead
function occurs. Leave on defaults for best results.
This setting allows you to adjust the speed at which ReadWrite
function occurs. Leave on default for best results.
This setting allows you to adjust the speed of Read turnaround.
This setting changes the read delay time.
This setting changes the memory precharge delay.
This setting changes the CAS memory latency.
This setting changes the write memory delay timing.
This setting changes the read memory delay timing.
This setting changes memory precharge delay timing.
This setting allows you to take advantage of HyperThreading
enabled Xeon processors. Enabling HyperThreading allows a
compatible Xeon processor to process applications that are
written for a multi-processor system even if you are using only
one Xeon processor.
This option allows you to adjust the decode size of the I/O ports.
This option allows you to define how RAS errors are handled and
whether they are corrected or left as is.
This option allows you to adjust settings for IOAPIC functions that
relate to multi-processor handling.
Please leave this option at its default setting.
Yes
Defines whether the OS can manage IRQs, DMAs, and
No
other system settings on its own.
All settings discussed in following sections
28
http://www.tyan.com

Advertisement

Table of Contents
loading

Table of Contents