Dsp Pin Description - LG T5100 Service Manual

2. TECHNICAL BRIEF
U301 : Audio Codec,U303: 3.3V output regulator ,U302: Audio digital amplifier ,U707:Analog switch,
X300 : 12.288 MHz crystal Oscillator
The codec inputs are three path, one is from MIDI output, another is from ABB ear_out, another is
from SH7300 via PCM Interface. and DBB(calypso_c035) controls audio codec gain by I2C BUS
The codec output s are divided two path, one is speaker path and the other is earphone path. The
earphone path is directly interfaced to headset and speaker path is interfaced to external digital
amplifier (U302)
The external digital amplifier amplifies SPK_L and SPK_R signal and make differential output for
single speaker. The external digital amplifier and analog switching IC which switches speaker path and
receiver path operations are controlled by Calypso GPIO(SPK_EN).
F. DSP Pin description
Signal
D(0:15)
_WR
_RD
_A(2)
YUV(7:0)
C_HSYNC
C_PCLK
C_VSYNC
DSP_INT
THEXT
MFIMD
THCS
DAC_DAT
NAND_WE
CLE
NAND_RE
N_D(0:7)
CAM_PWR_EN
C_RESET
CODEC_BCLK
DAC_LRC
ADC_DAT
Table 8. Pin description
I/O
I Host Data Bus
I Host write strobe
I Host Read strobe
I HostCommand/Data control
O Camera data bus
I Camera HSYNC control
o Camera Pixel clock
I Camera HSYNC control
O DSP interrupt
I Extended through mode select
I Normal boot/80 system I/F select
I Through mode select
O I2S format serial data
O Nand Flash Write enable
O NAND Flash Command Latch enable
O Nand Flash Read enable
O Nand Flash data
O Camera power enable
O Camera Reset
I/O I2S serial-bit clock.
O I2S DAC-word clock signal
I I2S format serial data input
- 30 -
Description Connection
DBB(calypso)
DBB(calypso)
DBB(calypso)
DBB(calypso)
DBB(calypso)
Camera module
Camera module
Camera module
DBB(calypso)
Fixed 'LOW'
DBB(calypso)
Fixed 'HIGH'
Audio codec
Driven LowGND)
Nand Flash
Nand Flash
Nand Flash
Camera module
Audio codec
Audio codec
Audio codec
Audio codec