SOYO SY-6VBA 133 User Manual page 16

Pentium iii, pentium ii & celeron processor supported apollo pro133 agp/pci motherboard 66/100/133 mhz front side bus supported atx form factor
Hide thumbs Also See for SY-6VBA 133:
Table of Contents

Advertisement

Motherboard Description
SY-6VBA 133
The VT82C6893A system controller also supports full AGP v1.0
capability for maximum bus utilization including 2x mode transfers, SBA
(Side Band Addressing), Flush/Fence commands, and pipelined grants. An
eight level request queue plus a four level post-write request queue with
thirty-two and sixteen quad words of read and write data FIFO's
respectively are included for deep pipelined and split AGP transactions. A
single-level GART TLB with 16 full associative entries and flexible
CPU/AGP/PCI remapping control is also provided for operation under
protected mode operating environments. Both Window 95 VxD and
Windows 98 /NT5.0 mini port drivers are supported for interoperability
with major AGP-based 3D and DVD- capable multimedia accelerators.
The VT82C693A supports two 32-bit 3.3/5V system buses (one AGP and
one PCI) that are synchronous/ pseudo-synchronous to the CPU bus. The
chip also contains a built-in bus-to-bus bridge to allow simultaneous
concurrent operations on each bus. Five levels (double words) of post
write buffers are included to allow for concurrent CPU and PCI operation.
For PCI master operation, forty-eight levels (double words) of post write
buffers and sixteen levels (double words) of prefetch buffers are included
for concurrent PCI bus and DRAM/cache accesses. The chip also supports
enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-
Multiple and Memory-Write-Invalid commands to minimize snoop
overhead. In addition, advanced features are supported such as snoop
ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-
back merged with PCI post write buffers to minimize PCI master read
latency and DRAM utilization. Delay transaction and read caching
mechanisms are also implemented for further improvement of over all
system performance.
The 324-pinm ball Grid Array VT82C596B PCI to ISA bridge supports
four levels (double words) of line buffers, type F DMA transfers and delay
transaction to allow efficient PCI bus utilization and (PCI-2.1 compliant)
The VT82C596B also includes an integrated keyboard controller with
PS/2 mouse support, integrated DS12885 style real time clock with
12

Advertisement

Table of Contents
loading

Table of Contents