Block Diagram - Dsp Section - Sony STR-DA7100ES Service Manual

Sony str-da7100es fm stereo fm/am receiver - service manual
Hide thumbs Also See for STR-DA7100ES:
Table of Contents

Advertisement

STR-DA7100ES
6-4. BLOCK DIAGRAM – DSP SECTION –
A/D CONVERTER
IC2024
FL
1 VINL
DOUT 12
FR
2
VINR
LRCK
10
LRCK
BCK
11
BCK
SCK
15
SCKI
RST
7
PDWN
A/D CONVERTER
IC2025
SL
1
VINL
DOUT 12
SR
2
VINR
LRCK
10
LRCK
BCK
11
BCK
1
SCK
15
SCKI
RST
(Page 61)
7
PDWN
A/D CONVERTER
IC2026
C
1
VINL
DOUT 12
SW
2
VINR
LRCK
10
LRCK
BCK
11
BCK
SCK
15
SCKI
RST
7
PDWN
A/D CONVERTER
IC2031
SBL
1
VINL
DOUT 12
2
SBR
VINR
LRCK
BUFFER
10
LRCK
BCK
IC2030
11
BCK
M/S SEL
19
MODE0
20
MODE1
SCK
15
SCKI
SBRST
7
PDWN
FLIP-FLOP
IC2032
M/S SEL
D.SD
BCK
DIR-BCK
LRCK
DIR-LRCK
SCK
DIR-XMCK
4
DIR-RMCK
A
(Page 62)
B
S
RST
AD RST
SBRST
SB RST
DIR-RERR
DIR-AUDIO
(Page 62)
M/S SEL
11
M/S SEL
STR-DA7100ES
DATA SELECTER
IC2019
2 A0
3
B0
5
A1
6
B1
11
A2
10
B2
14
A3
(NC)
13
B3
S
DATA1
1
DATA2
DATA3
CLOCK SELECTER
IC2018
14 A3
Y3 12
IBCK
13
B3
11
A2
Y2 9
10
ILRCK
B2
2
A0
Y0 4
IERROR
3
B0
S
1
IMCK
3 1C3
15
24MHz
4
1C2
Y1 7
(Page 63)
22MHz
5
1C1
6
1C0
A
B
14
2
CLOCK
SELECTER
IC2020
IRESET
IRESET
9742-INIT
9742-INIT
TXD0
TXD0
RXD0
RXD0
CTS
CTS
RTS
RTS
119 120 128 127 68 67 121
22 21 16 15 14 13 99 12
SYSTEM CONTROLLER
IC2054 (2/4)
DSP
IC2
78 DPSIA
64
DPSOA
Y0 4
79 DPSIB
DPSOB
65
DPSOC 70
Y1 7
80
DPSIC
Y2 9
81
DPSID
DPSOD
71
Y3 12
82
DPSIE
DPSOE 77
(NC)
DPDVBCK 87
DPDVLRCK 86
89
DPBCK
88
DPLRCK
16
DIR-ERR
BUFFER
143
XTAL
IC2017
X1
25MHz
142
CLKIN
SHIFT
REGISTER
94
DPFSCK
IC2022
AD0 – AD15
XWR 35
17
XRD
39
41
1–5·18–28·42–44
A16, A17, A18
ALE 40
SPICLK 125
MOSI 127
XSF_CE 98
SPI_MAS 63
MISO 126
97
XNONAUDIO
DSP_SPIDS*
XSPIDS 122
DSP_INT
INT_REQ 15
DSP_RESET
XRESET 121
164
ERROR
64
64
SDO1
SDO2
SDO3
SDO4
BCK
LRCK
17
(Page 65)
MCK
SIGNAL PATH
7–10, 13–16,
47, 76, 44, 43, 41, 40
29–32, 35–38
38–35, 33, 32, 30, 29, 27, 26
I/O0–I/O15
1D1–1D8, 2D1–2D8
XWE
S-RAM
XOE
IC7
A0–A18
1Q1 – 1Q8
2Q1 – 2Q8
ADDRESS LATCH
SB DATA
IC6
SB BCK
48
1LE
SB LRCK
25
2LE
SB MCK
M/S SEL
SERIAL FLASH
IC3
FLIP-FROP
SF_CPU_CE
1
CE#
IC4
SF_DSP_MAS
DSP_SPICLK
6
BUFFER
SCK
DSP_MOSI
IC5
5
SI
DSP_MISO
2
SO
DSP+1.2V
REGULATOR
19
(Page 65)
: AUDIO (ANALOG)
: AUDIO (DIGITAL)
SB DATA
SB BCK
18
SB LRCK
SB MCK
(Page 65)
M/S SEL
+1.2V
DSP+2.5V
IC1

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents