Sony STR-DA7100ES Service Manual page 42

Sony str-da7100es fm stereo fm/am receiver - service manual
Hide thumbs Also See for STR-DA7100ES:
Table of Contents

Advertisement

STR-DA7100ES
ILINK BOARD IC3002 HD6432365A19FV-TAA70 (I. LINK SYSTEM CONTROLLER)
Pin No.
Pin Name
1, 2
MD0, MD1
3, 4
VSS
5
MD2
6
VCC
7
A0
8 to 11
A1 to A4
12
VSS
13 to 20
A5 to A12
21
VSS
22 to 25
A13 to A16
26
VSS
27 to 29
A17 to A19
30 to 33
A20 to A23
34
EMLE
35, 36
VSS
37
TD0
38
NMI
39
VCC
40
ARMRST
41 to 56
-
57 to 63
D0 to D6
64
VSS
65
D7
66
VCC
67
NC
68
VSS
69 to 76
D8 to D15
77
WAIT
78, 79
CS5, CS6
80
LWR
81
HWR
82
RD
83
-
84
PLLVCC
85
RES
86
PLLVSS
87
CLK
88
VSS
89
XTAL
90
EXTAL
91, 92
VCC
93, 94
-
95
VSS
96
STBY
97
-
98
CS_MEMZ
99, 100
VSS
101
CS2
42
I/O
-
Not used
-
Ground terminal
-
Not used
-
Power supply terminal (+3.3V)
-
Not used
O
Address signal output to the i. link interface and flash memory
-
Ground terminal
O
Address signal output to the i. link interface and flash memory
-
Ground terminal
O
Address signal output to the i. link interface and flash memory
-
Ground terminal
O
Address signal output to the i. link interface and flash memory
-
Not used
-
Not used
-
Ground terminal
-
Not used
-
Not used
-
Power supply terminal (+3.3V)
O
System reset signal output to the i. link interface "L": reset
-
Not used
I/O
Two-way data bus with the i. link interface and flash memory
-
Ground terminal
I/O
Two-way data bus with the i. link interface and flash memory
-
Power supply terminal (+3.3V)
-
Not used
-
Ground terminal
I/O
Two-way data bus with the i. link interface and flash memory
I
Bus wait request signal input from the i. link interface
-
Not used
-
Not used
O
Read/write enable signal output to the i. link interface and flash memory
O
Read data output to the i. link interface and flash memory
-
Not used
-
Power supply terminal (+3.3V)
I
System reset signal input from the main system controller "L": reset
-
Ground terminal
O
Serial data transfer clock signal output to the i. link interface
-
Ground terminal
O
System clock output terminal (24.576 MHz)
I
System clock input terminal (24.576 MHz)
-
Power supply terminal (+3.3V)
-
Not used
-
Ground terminal
-
Not used
-
Not used
O
Chip select signal output to the i. link interface
-
Ground terminal
O
Chip select signal output to the flash memory
Description

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents