Intel VC820 - Desktop Board Motherboard Design Manual page 223

Chipset
Table of Contents

Advertisement

8
7
System
D
VCC5
VCC5
VCC3_3
U19
IDEACTP#
1
24
SN74LVC07A
VCC3_3
C
U19
VCC
9
IDEACTS#
24
GND
SN74LVC07A
JP25
1
SPKR
2
11
3
Onboa rd S pkr
JP 25
E nable*
2-3
Dis able
1-2
B
A
8
7
6
VCC3_3SBY
No stuff.
For test only
ICH has internal pullup and debounce on PWRBTN#
0K
SW1
R257
PWRBTN_FP#
VCC
2
IDE_ACTIVE
GND
8
Speaker Circuit
AC97_SPKR
15
PC_BEEP
R350
2.2K
VCC3_3SBY
SBY_LED_CR
2
1
Onboard LED indicates the standby well is on
to prevent hot swapping memory.
For debug only.
6
5
4
VCC3_3
VCC5
PWRBTN#
11
IRRX
14
C267
No stuff.
IRTX
1UF
For test only
14
R356
470
HDLED_R
VCC3_3
VCC5
C354
C355
470PF
470PF
KEYLOCK#
14
SPKR_FP
R352
SPKR_Q
68
Q15
C
R353
3
P_BEEP
B
1
68
2
C353
E
VCC3_3SBY
VCC3_3SBY
U14
VCC
11
GPIO23_FPLED
3
4
1
LED_PU0
GND
SN74LVC07A
DUAL_COLOR
5
4
3
2
1
1
2
2
J25
1
2
82
IRTX_R
3
5%
INFRARED
R357
4
5
KEY
6
7
C316
8
POWER SW.
9
10
11
12
13
KEY
H.D. LED
14
15
16
KEY
17
POWER LED
R355
18
KEY
PLED_R
19
220
20
KEY
21
KEYLOCK
22
23
24
KEY
C327
SPEAKER
25
26
FNT_PNL_CONN
VCC5
SP1
+
1
POS
2
NEG
SPKR_ONBOARD
C322
VCC3_3SBY
VCC3_3SBY
PWM outputs from SIO need power buffers for driving fan inputs.
U14
VCC
2
6
5
GPIO26_FPLED
11
LED_PU1
GND
SN74LVC07A
CR6
TITLE: INTEL(R) 820 CHIPSET DUAL PROCESSOR CUSTOMER REFERENCE BOARD
SYSTEM
PCD PLATFORM DESIGN
R
1900 PRAIRIE CITY ROAD
FOLSOM, CALIFORNIA 95630
3
2
1
D
TACH2
VCC12
VCC3_3
JP22
1
2
3
TACH2
PWM1
C
VCC12
VCC3_3
JP24
1
2
3
PWM1
14
PWM2
VCC12
B
VCC3_3
JP23
1
2
3
PWM2
14
A
REV:
3.03
DRAWN BY:
PROJECT:
LAST REVISED:
SHEET:
11-29-1999_14:46
20
OF 38
1

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

820

Table of Contents