Socket Pinmap (Top View, Lower-Right Quadrant) - Intel 2ND GENERATION CORE PROCESSOR FAMILY DESKTOP - DATASHEET VOLUME 1 01-2011 Datasheet

2nd generation core processor family desktop
Hide thumbs Also See for 2ND GENERATION INTEL CORE PROCESSOR FAMILY DESKTOP - DATASHEET VOLUME 1 01-2011:
Table of Contents

Advertisement

Processor Pin and Signal Information
Figure 8-4.

Socket Pinmap (Top View, Lower-Right Quadrant)

VSS
VSS
VC C VC C
VC C VC C VC C
VSS
VSS
VC C VC C
VC C VC C VC C VC C
VSS
VSS
VC C VC C
VC C VC C
VSS
VSS
VC C VC C
VC C VC C
VSS
VSS
VC C VC C
VC C VC C VC C VC C
VSS
VSS
VC C VC C
VC C VC C
VSS
VSS
VC C VC C
VC C VC C
VSS
VSS
VC C VC C
VC C VC C
VSS
VSS
VC C VC C
VC C VC C VC C VC C
VSS
VSS
VC C VC C
VC C VC C
VSS
VC C
VC C VC C
VSS
VC C
VC C VC C VC C VC C VC C
Note:
Pin names SA_ECC_CB[7:0] and SB_ECC_CB[7:0] are RSVD on desktop processors.
Datasheet, Volume 1
VCCIO VCCSA VCCSA VCCSA
VSS
VCCSA VCCSA
VSS VSS VSS
VCCSA VCCSA
VSS
VC C
VCCSA
PE G_ TX[4 ] PE G_ TX#[4 ]
VCCSA VCCSA VCCSA
VSS VSS
PE G_ TX[2 ] PE G_ TX#[2 ]
PE G_ TX[9 ] PE G_ TX#[9 ]
VSS VSS
VSS VSS
PE G_ TX[3 ] PE G_ TX#[3 ]
VSS VSS
PEG_RX[3]
PE G_ TX[1 ] PE G_ TX#[1 ]
VCCIO
PEG_RX[1]
PEG_RX#[1]
VSS VSS
PEG_RX[2]
PE G_ TX#[0 ]
PE G_ TX[0 ]
VSS VSS
VSS
PEG_RX[0]
PEG_RX#[0]
VCCIO
VSS
VSS
DMI_ TX#[2 ]
DMI_ TX[2 ]
VSS
DMI_RX[0]
DMI_ TX#[1 ]
DMI_ TX[1 ]
VSS
VCCIO
DMI_ TX[0 ] DMI_ TX#[0 ]
VSS
VCCIO
PE_TX[3]
PE _ TX#[3 ]
VSS VSS
PE_TX[1]
PE _ TX#[1 ]
VSS
VCCIO
PE_TX[2]
PE _ TX#[2 ]
VSS VSS
PE_TX[0]
PE _ TX#[0 ]
VSS
VCCIO
PEG_TX#[15]
PE G_ TX[1 5 ]
VSS
VSS VSS
PE G_ TX[1 3 ]
PEG_TX#[13]
VSS
RSVD
VCCIO
PE G_ TX[1 4 ]
PEG_TX#[14]
VSS VSS
RSVD
PEG_TX#[11]
PE G_ TX[1 1 ]
RSVD
VCCIO VCCIO
PEG_TX#[12]
PE G_ TX[1 2 ]
VSS
VSS VSS
RSVD RSVD
VSS VSS
PEG_TX#[10]
PE G_ TX[1 0 ]
VSS VSS
PE G_ TX[8 ] PE G_ TX#[8 ]
VSS VSS
PEG_RX#[3]
PE G_ TX[7 ] PE G_ TX#[7 ]
VSS
VSS VSS
VCCIO
PE G_ TX[5 ] PE G_ TX#[5 ]
VSS VSS
PEG_RX[5]
PEG_RX#[2]
PEG_RX#[5]
VSS
VCCIO
PEG_RX[4]
PEG_RX#[4]
PEG_ICOM PO
VCCIO
PEG_RX[6]
PEG_RX#[6]
DMI_RX[2]
DM I_RX#[2]
Y
VCCIO
BCLK[0]
BCLK#[0]
DM I_RX#[0]
W
VSS VSS
DMI_RX[1]
DM I_RX#[1]
V
VCCIO VCCIO
PE_RX[3]
PE _ RX#[3 ]
U
VSS
PE_RX[2]
PE _ RX#[2 ]
VCCSA_SENSE
T
VCCIO VCCIO
PE_RX[1]
PE _ RX#[1 ]
R
VSS VSS
PE_RX[0]
PE _ RX#[0 ]
P
VCCIO VCCIO
PEG_RX#[15]
PEG_RX[15]
N
VSS VSS
PEG_RX#[14]
PEG_RX[14]
M
VCCIO VCCIO
PEG_RX#[13]
PEG_RX[13]
L
VSS VSS
PEG_RX#[12]
PEG_RX[12]
K
VCCIO VCCIO
PEG_RX#[11]
PEG_RX[11]
J
VSS VSS
PEG_RX#[10]
PEG_RX[10]
H
VCCIO VCCIO
PEG_RX[9]
PEG_RX#[9]
G
VSS VSS
PEG_RX[8]
PEG_RX#[8]
F
VCCIO VCCIO
PEG_RX[7]
PEG_RX#[7]
E
VSS
NCTF
D
PE G_ TX[6 ]
NCTF
C
PEG_RCOM PO
PE G_ TX#[6 ]
VSS_NCTF
PE G_ COMPI
B
VSS_NCTF
A
91

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents