Bios Post Code - TYAN TOMCAT K8E Manual

4.3 BIOS Post Code

POST (hex)
CFh:
C0h
C1h:
C3h:
C5h:
01h:
03h:
05h:
07h:
08h:
0Ah:
0Eh:
10h:
12h:
14h:
16h:
18h:
Description
Test CMOS R/W functionality.
Early chipset initialization:
-Disable shadow RAM
-Disable L2 cache (socket 7 or below)
-Program basic chipset registers
Detect memory
-Auto-detection of DRAM size, type and ECC.
-Auto-detection of L2 cache (socket 7 or below
Expand compressed BIOS code to DRAM
Call chipset hook to copy BIOS back to E000 & F000
shadow RAM.
Expand the Xgroup codes locating in physical address
1000:0
Initial Superio_Early_Init switch
1.Blank out screen
2.Clear CMOS error flag
1. Clear 8042 interface
2. Initialize 8042 self-test
1. Test special keyboard controller for Winbond 977 series
Super I/O chips.
2. Enable keyboard interface.
1. Disable PS/2 mouse interface (optional).
2. Autodetect ports for keyboard & mouse followed by a
port & interface swap (optional).
3. Reset keyboard for Winbond 977 series Super I/O chips.
Test F000h segment shadow to see whether it is R/W-able
or not. If test fails, keep beeping the speaker.
Auto detect flash type to load appropriate flash R/W codes
into the run time area in F000 for ESCD & DMI support.
Use walking 1's algorithm to check out interface in CMOS
circuitry. Also set real-time clock power status, and then
check for override.
Program chipset default values into chipset. Chipset default
values are MODBINable by OEM customers.
Initial onboard clock generator if
Early_Init_Onboard_Generator is defined.
See also POST 26h.
Detect CPU information including brand, SMI type (Cyrix or
Intel) and CPU level (586 or 686).
http://www.tyan.com
66