Sony HCD-SHAKE33 Service Manual page 79

Hide thumbs Also See for HCD-SHAKE33:
Table of Contents

Advertisement

HCD-SHAKE33/SHAKE44/SHAKE55/SHAKE66/SHAKE77/SHAKE88
• IC Pin Function Descriptions
MOTHERBOARD BOARD (8/8) IC101 R7S7200022CFP (SYSTEM CONTROLLER)
Pin No.
Pin Name
1
SRC-RST0
2
VIDEO-MUTE
3
CDM-UNLOAD-SW
4
CDM-LOAD-SW
5
BT-RESET
6
NC
7
Vcc
8
BT-ON
9
Vss
10
LINEOUT-SEL
11
PVcc
12
VBUS-OE
13
HUB-RESET
14
AUDIO_CLK_OUT
15
MTK-RESET
16
MTK-BUSY
17
MTK-CLK
18
Vss
19
MTK-XIFCS
20
MTK-SDI
21
Vcc
22
MTK-SDO
23
Vss
24
SSI3_BCKO
25
PVcc
26
SSI3_LRCKO
27
SSI3_DO
28
SSI3_DI
29
SSI0_BCKO
30
SSI0_LRCKO
31
Vss
32
SSI0_DO
33
SSI2_DO
34
Vcc
35
FL-CLK
36
Vss
37
NO USE
38
FL-LATCH
39
PVcc
40
FL-SOUT
41
ANALOG-ASEL
42
ANALOG-BSEL
43
DEBUG-TxD
44
NFC-SPICLK
45
POWER-KEY
46
Vss
47
USB-OC
48
RGB-SOUT
49
NFC-SW
50
PVcc
51
LINK-OUT-B
52
NFC-SEL
53
NFC-RF-DET
54
SSI1_DO
I/O
O
SRC Reset pin
O
Muting Control for Video
I
CDM UNLOAD SW
I
CDM LOAD SW
O
Reset signal output to Bluetooth section
-
Not used
-
Power supply terminal (+3.3V)
O
Bluetooth on/off control signal output terminal for bluetooth section
-
Ground terminal
O
Signal out selection for Party Chain
-
Power supply terminal (+3.3V)
O
MTK Vbus Output enable control pin
O
MTK Hub reset pin
O
Clock Signal from Aragon to MTK master clock
O
MTK Reset pin
O
BUSY Signal communication between MTK
I
Clock Signal from MTK
-
Ground terminal
I
MTK CHIP SELECT
I
Data In Signal from MTK
-
Power supply terminal (+3.3V)
O
Data Out Signal to MTK
-
Ground terminal
O
Clock signal from Aragon to DAC BIT
-
Power supply terminal (+3.3V)
O
Clock signal from Aragon to DAC LRCK
O
Data Out signal from Aragon to selector for Party Chain output
I
SRC from MTK to Aragon data in
O
Clock signal from Aragon to Wf DAC BCK
O
Clock signal from Aragon to Wf DAC LRCK
-
Ground terminal
O
Data Out from Aragon to Wf DAC
O
Data Out from Aragon to Tw DAC
-
Power supply terminal (+3.3V)
O
Serial clock output to FL CIG
-
Ground terminal
-
Not used
O
Data Latch signal to FL CIG
-
Power supply terminal (+3.3V)
O
Serial data output to FL CIG
O
Multiplexer selector A for Analog input
O
Multiplexer selector B for Analog input
O
TxD (for Debug)
O
Serial data transfer clock signal output to the NFC
I
Power Key input terminal
-
Ground terminal
I
USB Overcurrent Detection input port
O
Serial data output to RGB driver
O
NFC standby control output terminal to the NFC section
-
Power supply terminal (+3.3V)
O
Selector B for Party Chain Signal
O
NFC data read/write control output terminal to the NFC section
I
NFC RF signal detection signal input from the NFC section
O
Data Out signal from Aragon to Tw DAC
Description
Ver. 1.1
79

Advertisement

Table of Contents
loading

Table of Contents